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Summary
In this thesis the theory and implementation of a digital bang-bang frequency
synthesizer for application in the field of high speed serial data communications
systems is presented. The target application is the generation of a precise clock
signal with 3 different frequencies in the GHz range (up to 4.8 GHz) to be used
by the Clock and Data Recovery circuits in the Advanced Memory Buffer for
Fully Buffered DIMMs memory architectures.
The challenges in the design of the synthesizer are: full integration on silicon
(no off-chip components), low-jitter (lower than 2.4ps), high-bandwidth (from
11MHz to 33MHz), low-peaking (smaller than 3dB), tracking of input Spread
Spectrum Clock, robustness against noise on the supplies and in the substrate,
small area, small power consumption.
After a short overview of the state of the art of analog and digital PLLs, and
a motivation why the existing solutions do not fulfill at best the requirements of
the application, the digital architecture chosen for this synthesizer is presented.
As major building blocks, the synthesizer features a Binary Phase Detector
(BPD), a Digital Loop Filter with integral and proportional paths and a Dig-
itally Controlled LC Oscillator (DCO) with a programmable coil in order to
cover three different frequency domains. The presence of the BPD introduces a
hard nonlinearity in the loop, invalidating the traditional Laplace domain anal-
ysis used in linear PLLs. The fundamental aspect here is the inevitable presence
of limit cycles in the dynamics. Indeed, the PLL cannot lock to the reference
clock in a traditional sense, where the output of the phase detector and the
loop filter voltages settles asymptotically around a fixed value, disturbed only
by thermal noise. The locked state of the PLL with BPD is practically described
by an orbit in an appropriate phase plane. The condition of stability for a BB-
PLL translates then in the condition for the existence of orbits in the nonlinear
dynamical behavior.
In the thesis, a framework is provided for the nonlinear analysis of the dy-
namics of the system, based on an analysis of the trajectories of the system
in an appropriate phase plane. This approach allowed the derivation of the
conditions for stability also in presence of latency in the loop. The conditions
on the loop filter parameters which minimize the output jitter generated by
limit-cycles have also been derived analytically and confirmed by simulations of
Matlab and VHDL models. Conditions for the correct tracking of the frequency
modulation on the reference clock were also derived analytically using a phase
plane approach.
Unfortunately, the phase-plane based nonlinear analysis could not be usefully
exploited in the presence of jitter on the reference clock and of thermal noise in
the synthesizers internal blocks, so that a linearized model for the synthesizer
has been developed. Since the BPD is usually also the only nonlinear element
in the loop, for practical applications Bang Bang PLLs are commonly analyzed
by linearizing the BPD and using then the traditional mathematical techniques
for linear systems. It is known that the gain of the BPD depends on the jitter
between the reference clock and the feedback clock, also sometimes known as
untracked jitter. To the authors knowledge, the expressions for the gain which
can be found in literature are determined by considering only the jitter on the
reference clock. In this way the BPD is characterized in principle as a stand-
alone component, neglecting the effect of the Bang-Bang PLL dynamics on the
untracked jitter seen by the BPD. When the jitter on the reference clock is of
the same order of magnitude of the jitter generated by the PLL, this assumption
does not hold any longer. By modeling the behavior of the Bang-Bang PLL with
the help of basic Markov chain theory, we were able to derive a more general
analytical expression for the gain, which takes into consideration also the effect
of the dynamics of the Bang-Bang PLL. The linearized model has been used
to compute the phase transfer function parameters like peaking and bandwidth
and the noise generation performances of the synthesizer. Another result of the
stochastic analysis is that it is the amount of noise in the loop which determines
whether the nonlinear model (low noise) or the linearized one (high noise) has
to be used for the analysis of the PLL. A value for the noise threshold has
been derived in this work. In this PLL architecture, the parameters which are
available to the designer in order to meet the specifications are substantially
3: the loop filter proportional and integral constants and the DCO gain. Some
of the requirements for the application impose conflicting conditions of these
parameters. Therefore, we investigated in detail if there is a non-empty region
in the parameter space, where all requirements of the target application can be
met. Indeed we found that there exists a non empty area where the specifications
on bandwidth, peaking and modulation tolerance can be all met. However,
within this area the value of the output jitter is constrained to be at least 0.5
times the sigma input jitter. The parameter space was the reference for the
dimensioning of the design of the synthesizer on transistor level.
The Bang-Bang architecture for PLLs has the known drawback that the
input-output transfer function is dependent on the input jitter. The key point
for the transfer function compensation is to monitor the value of the overall
loop constant. In literature several methods address this issue. However, these
methods require very accurate analog circuitry and they aim at determining only
the value of the BPD gain, not the value of the overall loop gain. A method to
monitor the DCO gain should then be additionally implemented. In this Thesis,
a different fully digital method is proposed which aims at determining directly
the overall gain. This method is based on the correlation analysis procedure used
in system identification for the non parametric estimation of impulse responses
of a linear system. The effectiveness of the method has been verified through
simulations.
Throughout the whole work, the analytical approach has been escorted
by simulations of synthesizer using software models written in Matlab and in
VHDL. The agreement between theory and model is very good for all realistic
conditions of operation. A prototype for the synthesizer has been implemented
on silicon using a 130nm CMOS technology. The measurements are in very
good agreement with the theory and the software models. Outstanding jitter
performance of 600fs to 650fs has been measured.
This thesis proves that a fully integrated all-digital approach to the low-
jitter frequency synthesis is possible also with high bandwidth bang-bang loops
in CMOS technology, and that the theory describing the dynamics, jitter gen-
eration and jitter tolerance is known to a high degree of accuracy.
The results of this work have been published in five articles on international
journals and conferences (ESSCIRC, ISSCC, IEEE Journal of Solid-State Cir-
cuits, IEEE Trans. on Circuits and Systems).
Original Contributions
Original contributions in this thesis are:
• Nonlinear analysis of the dynamics of digital bang-bang PLLs of first and
second order, including the description of the orbits in the phase plane,
the derivation of conditions for stability and of analytical expressions for
the output jitter. This topic has been developed in chapter 3 and has
been published with the title “A Design-Oriented Study of the Nonlinear
Dynamics of Digital Bang-Bang PLLs” in IEEE Transactions on Circuits
and Systems Part I, January 2005.
• A novel derivation of the linearized gain of the Binary Phase Detector.
In the literature available up to now the linearized gain is estimated con-
sidering only the jitter characteristics of the reference clock and ignoring
the effect of the loop on the effective jitter seen at the BPD input. With
the help of a very basic application of Markov chain theory, we provide an
analysis which considers also the effect of the loop parameters and allows
us to derive a more precise expression for the BPD linearized gain. This
topic has been covered at the beginning of chapter 4. This work has been
published on the Transactions on Circuits and Systems Part II, Novem-
ber 2006, with the title ”Markov Chains Based Derivation of the Phase
Detector Gain in Bang-Bang PLLs”.
• A novel method for the stabilization of the transfer function of bang-bang
PLLs has been proposed. In contrast to solutions described in other pub-
lications, our proposal uses a fully digital approach and aims to estimate
the gain of the whole loop, not just of a part of it. The method is described
in section 5.6 and a patent application on it has been filed.
• The implementation of a fully integrated digital Bang-Bang PLL on CMOS
130nm technology including a programmable coil for three-band operation
in the range from 2.2GHz to 5GHz. The propotype achieves jitter per-
formances which are comparable with the most state of the art analog
PLLs, but is superior in terms of area and power consumption. The im-
plementation and measurements are described in chapters 6 and 7. A first
prototype has been presented at the European Solid-State Circuit Con-
ference, Leuven, Belgium, 2004, with the title “A Low Jitter Triple-Band
Digital LC PLL in 130 nm CMOS”. An improved architecture has been
published in IEEE Journal of Solid-State Circuits, July 2005, with the title
”A Compact Triple-Band Low-Jitter Digital LC PLL with Programmable
Coil in 130nm CMOS”.
• The implementation of a 10GHz digitally controlled LC oscillator in 65nm
CMOS technology. This work was presented at the 2006 International
Solid State Circuit Conference in San Francisco with the title ”A 10b
10GHz Digitally Controlled LC Oscillator in 65nm CMOS”.
Acknowledgments
The work described in this thesis would not have been possible without the help
of many people.
First of all I would like to thank Prof. Lajos Gazsi who first encouraged me
to undertake this challenging experience. Right from the beginning, he believed
in the success of this project and in me as well as being able to carry it through.
His vast experience in digital design and digital systems, and constant support
and enthusiasm were of great help during the whole work. His kindness, insight,
diversity of scientific interests served and will serve as example and guidance.
I thank a lot Prof. Tobias Noll, who accepted me as an external PhD stu-
dent in his Institute and dedicated part of his precious time to my work. The
discussions we had on this thesis always proved fruitful. He strongly suggested
me to link the theoretical development to a practical application and to test the
novelty of the ideas on international journals. His inputs, both technical and
non-technical, and his engagement played a decisive role in the final successful
completion of my PhD.
Many thanks also to Prof. Heinrich Meyr, for reading my dissertation and
for the precious feedbacks, who made me aware of mathematical techniques I
was ignoring. It was to me an honor to have him as supervisor in the committee.
I thank Franz Kuttner, Andreas Bertl and all the management at the Infi-
neon Technologies Design Center of Villach (Austria), for allowing me to pursue
this project while working as a designer in their group.
A special thank to Edwin Thaller, a colleague of mine at Infineon, who
helped me a lot in carrying out the transistor-level design of the synthesizer.
Most of the digital circuitry of the final version was designed by him.
I thank also Markus Burian, Klaus Cropf and Andreas Santner: the testchip
could not have been successfully implemented without their careful layout work.
Thanks to Thomas Hartig and Martin Hofer, who helped me in the lab and
provided precious software to automate some of the measurements.
I acknowledge many valuable technical discussions with many colleagues,
among them Lukas Doerrer, Franz Kuttner, Dieter Draxlmayr, Anthony Sanders,
Edoardo Prete and Peter Gregorius.
Thanks to Christine Wallace, who was so kind to read through the manuscript,
reviewing and correcting my poor english, and to Mrs. Karin von Czapiewski,
who led me through the hurdles of the administrative process.
Nicola Da Dalt
xii
Contents
1 Introduction and Target Application 1
1.1 Generics on Frequency Synthesizers . . . . . . . . . . . . . . . . . 1
1.2 Description of the Target Application and its Requirements . . . 3
1.3 Overview of Thesis . . . . . . . . . . . . . . . . . . . . . . . . . . 7
2 Motivation for a Digital Bang-Bang PLL Architecture 9
2.1 State Of The Art . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
2.1.1 Analog PLLs . . . . . . . . . . . . . . . . . . . . . . . . . 9
2.1.2 Digital PLLs . . . . . . . . . . . . . . . . . . . . . . . . . 10
2.2 Systems and Technology Trends . . . . . . . . . . . . . . . . . . . 13
2.3 Motivation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
2.4 The Proposed Solution: the Digital Bang-Bang PLL . . . . . . . 16
2.4.1 Type I architecture . . . . . . . . . . . . . . . . . . . . . . 16
2.4.2 Type II architecture . . . . . . . . . . . . . . . . . . . . . 16
2.5 Investigation approach: mathematical analysis or simulation? . . 17
3 Nonlinear Analysis of the Dynamics of the BBPLL 21
3.1 Background Information . . . . . . . . . . . . . . . . . . . . . . . 21
3.2 Derivation of the Nonlinear Map for the Type I BBPLL . . . . . 22
3.3 First order Type I BBPLL . . . . . . . . . . . . . . . . . . . . . . 26
3.3.1 Case x0 = 0 . . . . . . . . . . . . . . . . . . . . . . . . . . 26
3.3.2 Case x0 6= 0 . . . . . . . . . . . . . . . . . . . . . . . . . . 28
3.4 Second order Type I BBPLL . . . . . . . . . . . . . . . . . . . . 29
3.4.1 Phase Plane and Trajectories . . . . . . . . . . . . . . . . 30
3.4.2 Condition for the Existence of Orbits . . . . . . . . . . . 31
3.4.3 Evaluations of the Jitter Performances . . . . . . . . . . . 38
3.4.4 Optimization of Parameters for Minimum Jitter . . . . . 40
3.4.5 Simulation results . . . . . . . . . . . . . . . . . . . . . . 42
3.5 Second Order Type II BBPLL . . . . . . . . . . . . . . . . . . . . 43
xiv CONTENTS
3.6 Comparison Type I versus Type II . . . . . . . . . . . . . . . . . 47
3.7 Trajectories in presence of Noise . . . . . . . . . . . . . . . . . . 48
4 Linearized Model of the Type II BBPLL 49
4.1 Linearization of the BPD . . . . . . . . . . . . . . . . . . . . . . 49
4.1.1 Linearization of memoryless nonlinear phase detectors . . 50
4.1.2 Computation of Kbpd for a 1st-order BBPLL in closed loop 52
4.1.3 On the use of probability in the analysis of digital PLLs . 57
4.2 Linear Model of the DCO . . . . . . . . . . . . . . . . . . . . . . 59
4.3 Linear Model of the Feedback Divider . . . . . . . . . . . . . . . 60
4.4 Complete Model . . . . . . . . . . . . . . . . . . . . . . . . . . . 62
5 Performance Analysis 65
5.1 Locking Transient . . . . . . . . . . . . . . . . . . . . . . . . . . 65
5.2 Reference Clock Modulation Tolerance . . . . . . . . . . . . . . . 68
5.3 Generated Phase Noise and Jitter . . . . . . . . . . . . . . . . . . 72
5.3.1 Expression for Sφbpd . . . . . . . . . . . . . . . . . . . . . 75
5.3.2 Output Phase Noise Power Spectral Density . . . . . . . . 77
5.3.3 Validation via VHDL Simulation . . . . . . . . . . . . . . 78
5.3.4 Standard Deviation of Output Jitter . . . . . . . . . . . . 83
5.4 Bandwidth and Peaking . . . . . . . . . . . . . . . . . . . . . . . 84
5.5 Parameter Design Space for the Target Application . . . . . . . . 85
5.6 Transfer Function Stabilization . . . . . . . . . . . . . . . . . . . 88
6 Implementation of a prototype low-jitter BBPLL 95
6.1 Block Diagram of the Implemented BBPLL . . . . . . . . . . . . 95
6.2 Binary Phase Detector . . . . . . . . . . . . . . . . . . . . . . . . 96
6.2.1 Digital Loop Filter . . . . . . . . . . . . . . . . . . . . . . 100
6.3 LC Digitally Controlled Oscillator . . . . . . . . . . . . . . . . . 104
6.3.1 Digital Tuning Concept . . . . . . . . . . . . . . . . . . . 105
6.3.2 Programmable Coil . . . . . . . . . . . . . . . . . . . . . . 110
6.4 High Speed Dividers . . . . . . . . . . . . . . . . . . . . . . . . . 111
6.5 Layout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 114
7 Measurements Results 119
7.1 LC DCO Characterization . . . . . . . . . . . . . . . . . . . . . . 119
7.1.1 Tuning Curves . . . . . . . . . . . . . . . . . . . . . . . . 119
7.1.2 Phase Noise . . . . . . . . . . . . . . . . . . . . . . . . . . 123
7.2 Input Modulation Tolerance . . . . . . . . . . . . . . . . . . . . . 123
7.3 Output Phase Noise and Jitter . . . . . . . . . . . . . . . . . . . 125
CONTENTS xv
7.4 Comparison Between Measurements and Models . . . . . . . . . 128
7.5 Performance Summary . . . . . . . . . . . . . . . . . . . . . . . . 128
8 Conclusions 135
8.1 Future Directions . . . . . . . . . . . . . . . . . . . . . . . . . . . 136
Bibliography 139
A Simulation Source Code 147
A.1 Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 147
A.2 Source Code . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 149
A.2.1 Matlab Scripts . . . . . . . . . . . . . . . . . . . . . . . . 149
A.2.2 VHDL Code . . . . . . . . . . . . . . . . . . . . . . . . . 159
xvi CONTENTS
Chapter 1
Introduction and Target
Application
This chapter gives a brief introduction to frequency synthesizers. The target appli-
cation for the present work will be introduced and its requirements in terms of the
dynamics and the output jitter of the synthesizer will be listed. This information
will be used in the next chapter to identify a possible digital implementation of the
synthesizer. Finally the structure of the thesis is outlined.
1.1 Generics on Frequency Synthesizers
Frequency synthesizers (or, briefly, synthesizers) represent key building blocks
for most of the modern electronic systems, be they discrete or integrated. The
basic function of a synthesizer is to generate a periodic signal, usually sinusoidal
or rectangular, with a given frequency or phase relationship with respect to a
reference clock. Synthesizers are ubiquitous building blocks as their range of ap-
plications includes, but is not confined to, clock generation for clocking digital
cores, clock de-skewing for precise phase alignment, generation of intermediate
frequency or radio frequency signals to be used in wireless transceivers, gener-
ation of the sampling clock which strobes the analog input signal in analog to
digital converters (ADC), generation of the clock signal to be used as transmit
clock in high speed serial data interfaces, filtering and “cleaning” of noisy clock
signals.
Although different approaches to frequency synthesis are actually possible
(like look-up table synthesis or direct digital synthesis), almost all state of the
art high-performance frequency synthesizers are based on the phase locked loop
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(PLL) architecture, illustrated in figure 1.1 (see [1],[2],[3],[4]).
Detector
Frequency
Phase
Oscillator
Controlled
Filter
Loop
Divider
Feedback
Output Clock (Fv)
Reference Clock (Fr)
Feedback clock (Fd)
Figure 1.1: Block Diagram of a general PLL based frequency synthesizer
In this architecture a Controlled Oscillator (CO) generates a periodic signal
(the output clock) having a frequency Fv determined by the value of the CO
input. The output clock frequency is divided by a Feedback Divider (FBD). The
output of the FBD is a clock signal (called feedback clock) having frequency
Fd = Fv/N , where N is the divider ratio. A phase and/or frequency detector
(PFD) compares the phase/frequency of the feedback clock against a reference
clock, having frequency Fr. The information on the phase/frequency difference
is properly processed by a Loop Filter and used to control the frequency of the
CO output. If the loop is properly designed a steady state condition is reached
where Fd = Fr (thus Fv = NFr), and a given phase relationship exists between
the reference and the divided clock.
The requirements that a synthesizer must fulfill depend heavily on the spe-
cific application. In general it is not possible to define an ideal synthesizer,
which, if implemented, would meet all the requirements for the above mentioned
applications. That is maybe the main reason for the lack of a well defined and
generally accepted figure of merit for synthesizers.
For integrated synthesizers, which constitute the focus of this thesis, besides
the always present constraints on power dissipation and silicon area occupation,
different requirements play important roles in different applications. These in-
clude, for instance: phase noise, jitter, bandwidth, possibility to generate output
frequencies closely spaced to each other, rejection of supply or substrate noise,
frequency or phase modulation of the output clock, tracking of modulation of
the reference clock, locking time, frequency hopping, duty cycle of the output
clock, just to name the most important ones.
At present, synthesizers conceived for high performance application (partic-
ularly regarding the output phase noise or jitter) and providing high frequency
clocks (in the GHz range) fall almost exclusively in the domain of analog de-
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Figure 1.2: Stub-bus architecture for communication between memory controller
and DRAM devices.
sign. While in the recent past achievement of the necessary performances on
the analog domain was not a major problem, nowadays the technology trend
and the characteristics of modern integrated systems make the design of high-
performance synthesizers more and more difficult. Next, a description of the
target application and its requirements on the synthesizer will be given.
1.2 Description of the Target Application and
its Requirements
In the DRAM market, two major trends at the device level can be recognized:
first the bit density follows Moore’s law, doubling every two years. Second, the
data rate, driven by the CPU performance, doubles every generation (roughly
every 3.3 years). The existing architecture for the communication between the
memory controller and the DRAM devices, based on the bus-stub principle
(see figure 1.2), has impedance discontinuities which affect the signal integrity.
As a consequence, as the data rate goes up, the number of DRAM devices per
channel will decrease. This causes a problem in meeting the demand for memory
capacity. Indeed, since the demand for memory is continuously growing (for the
server market the required memory doubles every two years) and the capacity of
the bus-stub architecture hits a ceiling, the gap between demand and available
capacity will increase dramatically in the next few years. To solve this problem
a new kind of architecture for the communication between memory controller
and DRAM devices will be adopted: the Fully Buffered Dual Inline Memory
Module (FB-DIMM), illustrated in figure 1.3. The FB-DIMM fully buffers the
DRAM data pins from the channel and uses point-to-point links to eliminate
the stub bus. Forecasts say that the capacity of the FB-DIMM will be able to
scale together with the DDR2 and DDR3 memory generations.
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Figure 1.3: FB-DIMM architecture for communication between the memory
controller and DRAM devices.
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Figure 1.5: Schematic view of communication between AMB devices.
Details of the FB-DIMM solution are shown in figure 1.4. The system is
made up of a memory controller, up to eight DRAM modules and a common
clock source which provides the same clock to all the devices. Each DRAM
module contains the buffer, called Advanced Memory Buffer (AMB), and 8
DRAM devices. The various buffers exchange data among them and with the
memory controller using a serial signalling similar to the PCI Express. A key role
is played by the AMB, which has to manage the high speed serial communication
links at data rates of 3.2Gb/s, 4.0Gb/s and 4.8Gb/s, supporting operation of
DDR2 devices at 533Mb/s, 667Mb/s and 800Mb/s. The FB-DIMM architecture
is currently in the definition phase at JEDEC.
A possible internal implementation of the AMB, as far as the point-to-point
link is concerned, is shown in figure 1.5. The structure is typical for high speed
serial data links and contains a clock and data recovery (CDR) module, a trans-
mitter and a multiplying PLL. The task of the multiplying PLL is to generate a
high frequency clock, taking as frequency reference the external common clock
source. The high frequency clock is then used on the transmitter side to clock
the output data and on the receiver side to provide the clock for the CDR
module.
The clock multiplying unit inside the AMB has been selected as target appli-
cation for the digital frequency synthesizer . The derivation of the requirements
for the clock provided by the multiplying PLL is a daunting task and would
itself require maybe more than a chapter on its own. Since the goal of this
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work is to present an innovative PLL architecture, here we will only give a short
summary of the requirements, without going into much detail. Considering the
output clock characteristics and the dynamics of the PLL, the requirements can
be summarized as follows:
• Reference frequency is 133MHz or 166MHz or 200MHz
• Output frequency is 3.2GHz or 4.0GHz or 4.8GHz, corresponding to a
feedback divider ratio of 24
• The rms jitter on the output clock is specified to be lower than 2.33ps
for 3.2GHz output, 1.86ps for 4.0GHz output and 1.55ps for 4.8GHz out-
put. These requirements come from jitter budgeting considerations for
the signal integrity over the link, taking into account the desired bit error
rate (BER) and the jitter introduced not only by the PLL, but also by
the other building blocks along the link. It is indeed clear that increasing
the jitter both on the transmit and on the receive side will cause the eye
diagram to close, increasing the BER. Detailed information about jitter
budgeting can be found, for instance, in [5].
• The bandwidth of the PLL is specified to be within 11MHz and 33MHz,
with a maximum input/output transfer function peaking of 3dB. These
requirements are intended to provide an upper boundary to the phase
difference between the data and the clock seen at the CDR. Indeed in
general it has to be expected that different FB-DIMM modules from dif-
ferent vendors will be mixed together on the same server. That requires
the dynamics of the PLL of one vendor to be similar to the dynamics of
the PLL of another vendor.
• In order to reduce electromagnetic interference (EMI), the reference clock
provided by the common clock source will be frequency modulated (SSC,
Spread Spectrum Clock technique). The profile of the frequency modu-
lation is the same as for the Serial ATA, that is a triangular profile with
0.5% peak to peak modulation amplitude and 30kHz to 33kHz modula-
tion frequency. The multiplying PLL is requested to be able to follow
completely the modulation profile, otherwise a residual phase difference
(also called tracking skew) between the input and the output clock of the
PLL will cause again a closure of the eye diagram, impacting the BER.
More details on the timing impacts of SSC on system and PLL design are
reported for instance in [6].
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• The system in which the PLL will be included is dominated by digital
cores running at GHz speed. Therefore it is to be expected that the noise
on the supply and on the substrate will be huge. That calls for a PLL
which is very robust and insensitive to noise disturbances coming from
external sources. This last requirement is mandatory, since a PLL with
very good inherent jitter performance but poor noise rejection can totally
spoil the performance of the AMB.
1.3 Overview of Thesis
The thesis is organized as follows. In chapter 2 the state of the art of high-
performance frequency synthesis will be shortly illustrated together with some
comments on systems and technology trends for the semiconductor market. It
will be also explained why we believe that the state of the art is not a completely
satisfying solution for the target application. The proposed architecture for a
digital bang-bang PLL (BBPLL) is presented, and some considerations are done
on the analysis approach used in the next chapters.
In chapter 3 the dynamics of the BBPLL will be investigated, under the
assumption of ideal unjittered reference clock and noise free building blocks.
The BBPLL loop presents hard nonlinearities and we develop a framework for
the analysis of the nonlinear dynamics based on the phase plane approach. The
conditions for stability will be derived and some considerations on the jitter
minimization will be presented. It will be shown that the nonlinear analysis
cannot help further for the evaluation of the jitter performances of the BBPLL
in presence of noisy building blocks and a different approach is necessary.
In chapter 4 a discrete-time linear model for the BBPLL is built. Particular
attention will be paid to the linearization of the binary phase detector, being
the only nonlinear block in the architecture.
In chapter 5 the properties of the BBPLL relevant for the target application
will be analyzed using the frameworks developed in the previous two chapters. In
particular the locking time and the input modulation tolerance will be derived
using the nonlinear model, while the input-output transfer function and the
output jitter will be analyzed with the help of the linear model. A phenomenon
peculiar to bang-bang loops, that is the dependence of the transfer function on
the jitter of the reference, will also be explained and a digital method will be
proposed for the stabilization of the loop dynamics.
The last two chapters of the thesis deal with the implementation of a pro-
totype BBPLL. In chapter 6 the design of the most important building blocks,
8 Introduction and Target Application
namely the binary phase detector, the digitally controlled oscillator and the
fast dividers, will be reviewed. In chapter 7 the measurement results of the
implemented prototype will be presented. First we will show results of the
characterization of the digitally controlled oscillator stand-alone and then of
the BBPLL in closed loop configuration, including measurements of input mod-
ulation tolerance. At the end the measured output phase noise will be compared
to the analytical expressions derived in chapter 5.
Chapter 2
Motivation for a Digital
Bang-Bang PLL
Architecture
In this chapter the state of the art of high-performance frequency synthesis will be
shortly discussed, together with the explanation why the current state of the art is
not a fully satisfying solution for the target application. To strengthen the motiva-
tion, the systems and technology trends for the semiconductor market are reported.
Finally the proposed architecture is presented, together with some considerations
on the analysis approach which will be used in the next chapters.
2.1 State Of The Art
The state of the art has been divided into analog and digital PLLs, even though
some PLLs cannot be clearly classified in one of these two categories.
2.1.1 Analog PLLs
Descriptions of analog PLLs which can achieve sub-picoseconds jitter perfor-
mances have already been published in the recent literature (see for instance
[7], [8], [9], [10], [11], [12], [13]).
Although they differ in some aspects of their implementation they all share
the same charge-pump based architecture (see [14]). In this architecture the
phase difference information is converted into a pulse width modulated signal
by the phase detector. This signal activates a charge-pump which can pump
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current in or out of a loop filter, thus converting the phase difference information
into charge packets. The loop filter finally turns the information into a voltage
which then controls the oscillation frequency of a voltage controlled oscillator
(VCO). The loop filter can be passive or active. Usually for low jitter or low
phase noise applications an LC VCO is used, which has intrinsically better phase
noise than a ring oscillator VCO. Another advantage of the LC VCO is that
it can be controlled directly via a voltage signal, while the ring oscillators are
normally controlled with current, thus needing an additional current-to-voltage
converter block between the loop filter and the VCO.
In general the low jitter performance of those PLLs is achieved at the expense
of large power consumption or large area. Indeed, in order to reduce the thermal
noise contribution of the analog building blocks of the PLL (like the charge-
pump, the loop filter and eventually the voltage to current converter) the current
in those blocks has to be incremented and large capacitors have to be used in
the loop filter.
Most of the low jitter PLLs published use a single ended approach for the for-
ward path. In very noisy environments, like that of the target application, this
approach is dangerous, since the external disturbances can spoil the inherently
excellent jitter performance of the PLL.
Some work has also been done in the direction of fully differential design
(see [7],[11]) with good results at the expense of a considerably increased design
effort.
The multiplying PLLs for high-speed serial links are nowadays still exclu-
sively analog. However, big challenges to the implementation of low jitter analog
synthesizers are coming from future system and technology trends. In section
2.2 those trends will be analyzed together with their impact on the design of
high-performance analog and mixed signal modules.
2.1.2 Digital PLLs
So far, no digital PLL architecture has been proposed in the literature, which
could satisfy the requirements of the target application.
Interestingly, the first investigations into digital frequency synthesis began
quite some time ago. Indeed, in the 1970’s, “owing to the development of large
scale integrated digital circuits and to the use of the digital computers in the
implementation of communication systems, the digital phase locked loops have
emerged from a background of analog loops” [15] and overview papers on the
status of the digital phase locked loops were already published [16],[17]. Ana-
lytical or semi-analytical analysis of PLLs including a binary quantized phase
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detector were also published, together with investigations on the best loop filter
topology to be used (see for instance [18] and [19]).
Despite this research effort, digital PLLs never really took off in practical
high-performance applications. The reason could be that, because of the lack of
a practical low jitter digitally controlled oscillator, the performance achievable
with this architecture were far away from those of the analog loops.
In the 1980’s the development of the charge-pump based PLL, together with
the use of the so-called Type IV phase/frequency detector (see [20]), removed
some of the nasty limitations of the analog PLLs loops based on the multiplier
phase detector. The advantages of this new analog topology were so evident that
it was immediately widely adopted in all state of the art frequency synthesizers.
This event finally dashed the hopes of the digital PLLs to catch up with the
performances of the analog ones, and for all the 80’s and 90’s high performance
frequency synthesis was almost exclusively an analog realm.
Only recently the attention of research has moved onto digital loops again.
For instance in [21] a digital loop has been proposed and implemented in a
fully integrated way. The lack of a low jitter digitally controlled oscillator has
been overcome by connecting a digital to analog converter between the digital
filter and a standard analog VCO. However, the achieved performance (with
214.5ps of jitter and 105mW of power) is far away from what is needed by the
target application. Other works (see for instance [22]) propose architectures
based on ∆Σ noise shaping which could achieve better performance, but the
implementation they give is not fully integrated. Other papers (like [23]) present
only simulation results or estimates.
At present there is only one single publication which reports a digital loop
for frequency synthesis achieving really low jitter in a fully integrated way [24].
Its block diagram is reported in figure 2.1. At the heart, there is a digitally-
controlled oscillator (DCO) that avoids any analog tuning voltage controls. Fine
frequency resolution is achieved through high-speed Σ∆ dithering. This allows
for its loop control circuitry to be implemented in a fully digital manner. This
PLL operates in a digitally-synchronous fixed-point phase domain. The variable
phase RV [i] is determined by counting the number of rising clock transitions of
the DCO oscillator clock. The reference phase RR[k] is obtained by accumulat-
ing the frequency command word (FCW ) with every rising edge of the retimed
frequency reference clock. The sampled variable phase RV [k] is subtracted from
the reference phase in a synchronous arithmetic phase detector. The digital
phase error is filtered by a digital loop filter and then normalized by the DCO
gain. The two clock domains, FREF and DCO, are entirely asynchronous and it
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Figure 2.1: Block diagram of the digital PLL architecture proposed in [24].
is difficult to physically compare the two digital phase values without having to
face metastability problems. Consequently, the digital-word phase comparison
is performed in the same clock domain. The synchronous operation is achieved
by over-sampling the FREF clock by the high-rate DCO clock. The result-
ing retimed CKR clock is used throughout the system. Due to the DCO edge
counting nature, the phase quantization resolution as described above cannot
be better than ±1/2 of the DCO clock cycle. For wireless applications, a finer
resolution is required. This is accomplished by means of a fractional error cor-
rection circuit based on a Time to Digital Converter (TDC). The TDC measures
the fractional delay difference between the reference clock and the next rising
edge of the DCO clock. It has a resolution of a single inverter delay, which
in this deep-submicron CMOS process is considered the most stable logic-level
regenerative delay and is better than 40ps.
This kind of digital PLL is designed for frequency synthesis in Bluetooth
applications and cannot be applied to the target application for two main rea-
sons. Firstly, the PLL has been designed for burst mode operation and the
loop is completely re-calibrated between one burst and the other. In our target
application the operation is continuous and the loop cannot be re-calibrated.
Secondly, the digital PLL makes use of ∆Σ noise shaping and therefore the
bandwidth is designed to be around 30kHz to a maximum of 100kHz to filter
the high frequency noise. In our target application the requirements specify a
bandwidth between 11MHz and 33MHz and the presence of a spread spectrum
reference clock. Using the same kind of architecture and increasing the band-
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width to the required values would cause the quantization noise of the ∆Σ to
spoil completely the jitter performance.
Therefore a different architecture has to be used. Before presenting the
proposed structure for the digital PLL, we will make some considerations on
technology trends to make clear why the analog way may face hard times in the
future.
2.2 Systems and Technology Trends
Electronic products in the modern era are posing new requirements on integrated
circuit (IC) technology. They sell in very high volumes, demand very low cost
and consist of digital plus analog/mixed-signal (AMS) and RF functionality.
These requirements are driving an unprecedented degree of integration of digital
and analog circuitry on the same die forming what is known as System-on-Chip
(SoC). SoC integrates design elements that are realized in different technologies
(logic, memory, analog, power, passive components and radio or wireline drivers)
into a high-complexity, high-value semiconductor product. As an example, the
integration of diverse functions (such as signal amplification, analog to digital
and digital to analog conversion, frequency synthesis and translation) on fewer
dies, together with the advance in RF and AMS ICs, has been the engine behind
the rapid semiconductor market growth in wireless communication applications.
The International Technology Roadmap for Semiconductors (ITRS) recognizes
SoC as one of the four system drivers for the present and the future of the
semiconductor market [25].
Although we are living in an essentially analog world, where physical prop-
erties of interest for living things (such as sound, color, temperature, speed,
pressure) vary continuously, most of the signal processing in a SoC is done in
digital cores which usually occupy most of the area of the die. Therefore, cost
reduction has driven the chip manufacturers to move technology from Bipolar
to CMOS and then to optimize it for digital rather than for analog applications.
The most evident consequence of this optimization is the ever continuing
down scaling of the minimum feature size of the MOS transistor, driven by the
needs of reducing the die area or packing more and more digital functions onto
the same area. In 1965 Gordon Moore observed that the total number of devices
on a chip doubled every 12 months at no additional cost. He predicted that
the trend would continue in the 1970s but would slow down after 1975. With
some slight modifications to the original formulation [26], for over 30 years the
shrinking of devices has continued, successfully governed by the scaling theory
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proposed by Dennard [27].
Future analog and digital design in deep sub-micron CMOS, faces two ba-
sic types of complexity: silicon complexity and system complexity. The first
refers to the impact of process scaling and the introduction of new materials,
devices and interconnect architectures [28]. The second refers to the exponen-
tially increasing transistor counts enabled by smaller feature sizes and spurred
by consumer demand for increased functionality and lower cost. This complexity
will introduce many challenges which could previously be ignored.
Besides those challenges, AMS design for SoC will have to face additional
problems. The requirements for an analog friendly transistor (like high Early
voltage, good threshold voltage matching between adjacent transistors and low
threshold voltage for improved headroom) come in direct conflict with trends in
CMOS transistor development, which are primarily driven by digital needs [29].
The scaling of the supply voltage is another consequence of the shrinking and is
maybe the one which most severely affects analog circuit design [30]. While the
supply voltage seems to be scaling linearly with the minimum feature size (the
ITRS predicts a maximum of 0.6 supply voltage for the year 2010) the threshold
voltage scales slowly, more like a square-root function, diminishing the voltage
headroom available for analog circuits. The increasing relative parametric vari-
ation in device properties will need active mismatch compensation techniques
and possibly a tradeoff speed-resolution in product definition. The presence
of huge digital cores clocked at GHz rate [31] will pose serious problems for
high-performance analog blocks, due to the increased cross-talk, substrate and
supply noise. An important and yet largely unsolved issue is the test of the
AMS modules on SoC in production.
As the intention of SoC is to provide low cost, diverse AMS functions must
be integrated without special technology options which require additional pro-
hibitively expensive masks, by digitalizing as much of the analog blocks as pos-
sible and by developing innovative analog architectures that take advantage of
high-density low-cost digital standard CMOS logic.
2.3 Motivation
Considering the systems and technology trends outlined in the previous section,
the future design of high-performance analog synthesizers, and their integra-
tion on the same silicon together with massive and high speed digital cores,
will become more and more challenging. In this sense, the robustness of the
synthesizers against noise coming from the supplies or from the substrate will
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Figure 2.2: Block diagram of the Type I architecture for the digital BBPLL
be a major issue. Therefore it makes sense to look for possible implementa-
tions of high-performance synthesizer, where the analog blocks are reduced to
a minimum and replaced by digital ones. The advantages of a digital solution
compared to an analog one are many. On one hand the digital implementation
reduces the sensitivity to noise on the supplies and from the substrate because
the information in the loop is stored in digital form. The reduction of on-chip
passive components and analog functional blocks improves robustness against
process, voltage and temperature variations. Area occupation and possibly also
power consumption will be reduced. The production test of the synthesizer can
be done using straightforward digital methods like scan path. Relying mainly
on the correct functional behavior of the digital gates, the design or transfer
into future deep sub-micron CMOS technologies will be easier and faster.
However, as explained above, the available digital loops for frequency syn-
thesis are not able to fulfill the requirements of the target application. In this
thesis a digital architecture, called the Digital Bang-Bang PLL (BBPLL) which
could overcome the limitations of the available ones will be proposed, and the
feasibility of this digital approach to high-performance frequency synthesis for
high speed serial data transceivers will be investigated.
In the next section two options for the proposed architecture will be illus-
trated.
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2.4 The Proposed Solution: the Digital Bang-
Bang PLL
2.4.1 Type I architecture
The block diagram of the Type I architecture for the digital BBPLL is reported
in figure 2.2. The PLL consists of a binary phase detector (BPD), a digital
loop filter, a digitally controlled oscillator (DCO) and a feedback divider. The
function of the binary phase detector is to provide an indication of the phase
difference between the reference clock and the feedback clock in a binary form.
Its operation is logically identical to the operation of an ideal sampling register,
with the reference clock as data input and the divided clock as sampling clock.
The binary phase information is fed to the digital loop filter, which consists of a
proportional and integral path. The constants in the two paths will be indicated
with β and α for the proportional and integral path respectively. The digital
filter is usually clocked by the divided clock itself, which, in locked conditions,
is synchronous with the reference clock. In a lot of applications where the BPD
is nowadays used, the reference frequency is quite high, ranging from hundreds
of MHz to some GHz. Therefore the operations to be performed by the loop
filter may require more than just one clock cycle of the reference clock. The
eventual pipeline stages introduced in the actual implementation of the PLL are
modeled by the z−D block, with D being the number of reference clock delays.
2.4.2 Type II architecture
As an alternative to the Type I, a second architecture (Type II) for the BBPLL
can be proposed (see figure 2.3). The only difference with respect to the Type
I is that the proportional path is not added to the integral path inside the loop
filter. Indeed, in the chapter dealing with the implementation, it will be seen
that this summation can be electrically performed rather easily inside the DCO.
In this way, the latency of the loop filter for the proportional path is reduced
to the delay of a few digital gates, which should be negligible compared to the
reference clock period.
To the trained eye, it is evident that Type II architecture has better per-
formance in terms of jitter then Type I. Indeed it is common knowledge in
control theory that any latency in the loop diminishes the stability margin, in-
crements the amplitude of limit cycles in the dynamics (if quantization takes
place somewhere in the loop) and could lead to instability.
However, there are situations where the only possible choice is Type I. One
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such case is when the BBPLL is built using a discrete DCO component and
there is no direct access to an internal electrical summing node. Besides, we
believe that quite a few systems found in various engineering branches can be
modeled by the Type I architecture, so that this architecture is of value in itself,
independent of the present application to PLLs. For these reasons, in the next
chapter the dynamics of both architectures will be analyzed.
2.5 Investigation approach: mathematical anal-
ysis or simulation?
Due to the nonlinear nature of the BBPLL, the analysis of its behavior is quite
difficult from an analytical point of view. Sometimes nonlinear systems are just
simulated massively in order to derive their performance and little effort is spent
on the mathematical analysis. Although this approach is sure to capture all
effects which occur in the system (assuming that the model is accurate enough
and simulations are run for every case of interest), it gives little insight into
the nature of the system itself, leaving the engineer with a strange sense of
uncertainty. Have all possible realistic conditions been simulated? Are the
chosen parameters of the system the optimum ones? Which part of the system
contributes more to the degradation of the performance? What can I do to
improve it? Where are the trade-offs?
Due to these reasons and many more, we believe that the analytical approach
should be used as much as possible, maybe sometimes sacrificing mathematical
rigor in order to derive expressions which can then be used to figure out what
are the limits, the optimum points and the basic trade-offs in the system itself.
In any case, the analytical approach alone is dangerous as well, especially
18 Motivation for a Digital Bang-Bang PLL Architecture
for nonlinear systems. Indeed, for linear systems analysis, the engineer disposes
of and is familiar with a huge set of mathematical tools which have been sharp-
ened through centuries by generations of mathematicians. For the analysis of
nonlinear systems, on the other hand, there is no consolidated approach which
can be used for any problem, apart from trying to linearize the system itself.
Most often, ad hoc techniques have been developed for special problems and
the traditional engineer, who has no familiarity with these tools, feels unsure
about which technique is the best for his case. Then, if an analytical expression
has been derived using a nonlinear analysis, maybe after many assumptions in
order to be able to carry on with the mathematics, the lack of familiarity will
generate the obvious question: is this result correct? Or better, to which degree
of accuracy does this result describe the real behavior of the system?
For this reason we believe that the analytical approach must always be sup-
ported by the simulation. The simulation results not only validate the analytical
theory being developed but can also be used as an input for the analytical ap-
proach, for instance to understand which approximations make sense or to point
out effects unforeseen by the theory, forcing a review of the analytical approach
itself.
The next chapters analyze the dynamics and the performance of the BBPLL,
making massive use of mathematics, and the obtained results are compared and
validated against simulation results.
For the simulation of the BBPLL two different environments have been used:
Matlab and VHDL.
Matlab scripts have been used to simulate the nonlinear map describing the
core of the BBPLL nonlinear dynamics, without accounting for too many non-
ideal effects. In this way, the dynamics of the BBPLL has been analyzed on a
phase plane and important considerations on the BBPLL stability and locking
behavior has been derived. Matlab scripts have also been used to process and
analyze the data coming out of the simulation engines (both in Matlab and
VHDL), in order to compute the phase noise power spectral densities and the
jitter of the clock signals, the transfer functions of the linearized model, the
distribution of timing errors and so on.
VHDL code has been used to obtain a model closer to the actual imple-
mentation of the BBPLL. The availability of the type real in VHDL makes it
possible to accurately model analog building blocks like the digital controlled
oscillator. The availability of the library random [32] allows the easy generation
of random numbers with almost arbitrary statistical distribution, allowing the
accurate modeling of the noises of the building blocks. VHDL allows the easy
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modeling of the digital loop filter with bit true accuracy and the VHDL code
of the loop filter can then be used for synthesizing the filter itself. And since it
is based on an event driven simulation engine, VHDL offers more flexibility in
experimenting with some non-ideal effects like fractional delays on some signals
paths.
Both Matlab and VHDL models have being growing during the whole devel-
opment of the project and it makes little sense trying to explain now in detail
what they do. Indeed some of the quantities involved are not known at this
point yet, and a too detailed description of the scripts could deviate the focus
from the primary goal, which is the analysis of the BBPLL.
The interested reader is referred to appendix A, where a flow chart of the
simulation flow and the source code of all main scripts (both Matlab and VDHL)
is reported.
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Chapter 3
Nonlinear Analysis of the
Dynamics of the BBPLL
In this chapter the dynamics of the BBPLL will be investigated, assuming an ideal
unjittered reference clock and ideal noise-free building blocks. The classical treat-
ment of linear PLLs is done in the frequency domain by use of the Laplace transform.
Due to the presence of the nonlinear BPD block in the loop, this approach cannot
be used for the BBPLL. The analysis presented here is carried out completely in the
time domain, allowing an easy mathematical modeling of all the blocks in the PLL
loop. The conditions for the stability of Type I and Type II BBPLLs will be derived
and some considerations on the jitter minimization for Type I will be also briefly
presented. Finally it will be shown that for the evaluation of the jitter performances
of the BBPLL (especially Type II) in the presence of noisy building blocks the non-
linear analysis cannot help further and a different approach is necessary. The first
part of this chapter has been published in [33].
3.1 Background Information
The presence of the Binary Phase Detector introduces a hard nonlinearity in
the loop, invalidating the traditional Laplace domain analysis used in linear
PLLs. The fundamental aspect of BBPLLs is the inevitable presence of limit
cycles in the dynamics. Indeed a BBPLL cannot lock to the reference clock in
a traditional sense, where the output of the phase detector and the loop filter
voltages settle asymptotically around a fixed value, disturbed only by thermal
noise. The locked state of the BBPLL is practically described by an orbit in
an appropriate phase plane. With the term orbit we intend a trajectory on the
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phase plane which repeats itself ( the difference between limit cycle and orbit is
a minor one, and, although limit cycle is a more common term, we will use the
term orbit for correctness).
The condition of stability for a BBPLL translates then into the condition
for the existence of orbits in the nonlinear dynamical behavior.
A used approach for the analysis of BBPLL is based on the linearization
of the system and the subsequent use of linear techniques (see [34]). In this
direction an equivalent bandwidth concept for BBPLLs has also been proposed
in [35] which could help in the analysis of the jitter transfer function. Despite
giving a good insight into the dynamics of the system, this approach cannot
detect the presence of orbits.
The stability of Zero-Tracking digital PLLs has been investigated in [36] and
[37] by use of nonlinear theory. In these works the phase detector characteristic
was assumed to be sinusoidal, thus the analysis could be stated in terms of
a Fixed-Point Problem and carried out using results from functional analysis
(contractive mapping). Although this approach can be applied to arbitrary
continuous phase dectector characteristic, it is of no use in the case of a BBPLL,
since there is no ”Fixed-Point” solution of the nonlinear equations.
Recent works have studied the nonlinear dynamics of a class of digital PLLs
showing frequency quantization due to the presence of numerically controlled
oscillators (see [38],[39]). These studies demonstrated that the theory of non-
linear control can be effectively applied to the analysis of the PLL dynamics,
confirming the results that were obtained relying on simulations [40] and also
providing indications of other features of the system behavior.
The approach used in this chapter is design oriented, sometimes sacrificing
the mathematical rigor. In particular, it is of interest to determine the behavior
of the BBPLL in the locked state and derive useful expression for the estimation
of timing jitter. Since here we are only interested in the quantization noise
produced by the hard nonlinearity in the loop, it will be assumed that all the
PLL building blocks are free from any kind of physical noise source. Special
attention is paid to the impact of the loop delays on the dynamics of the system.
3.2 Derivation of the Nonlinear Map for the Type
I BBPLL
With reference to figure 2.2 the logical binary output value of the BPD is
mapped to a numerical value  = 1 if the divided clock edge leads the refer-
ence, otherwise to  = −1. By indicating with tr and td the time instants of the
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rising edges of the reference and divided clock respectively, we can write:
 = sgn(∆t)
where ∆t
4
= tr − td is the timing error between the reference clock and the
divided clock and sgn is the sign function defined as follows:
sgn(x) =

1 if x ≥ 0−1 if x < 0
This model of the BPD does not account for the duty cycle in the reference
clock. Hence it cannot be used to describe the locking behavior of the BBPLL
in presence of cycle-slips.
The DCO is modeled as a linear block with the output clock period (Tv)
depending linearly on the input control value w, according to the following:
Tv = Tv0 +KT · w, (3.1)
where Tv0 is the free-running period and KT is the period gain constant. In
this model the response of the DCO to a change of w is immediate without any
transient behavior. In other words we assume a DCO settling time constant
much smaller than the reference clock period. This assumption is well satisfied
for most DCO implementations. Although modeling the oscillator as a frequency
controlled oscillator is the traditional way of analyzing analog or mixed-mode
PLLs, in this case it is more convenient to approach the analysis in the time
domain. The two approaches are equivalent provided KT = −KF · T 2v0, where
KF is the DCO frequency gain (see also [41]). Substituting w = β k−D+αψk−D
in equation 3.1, the output clock period is:
Tv = Tv0 +KT · (β k−D + αψk−D) (3.2)
Neglecting the delay term D , if αψk  β k, then the value of ψ can be
interpreted as the normalized difference between the instantaneous output clock
period and the free-running DCO period:
ψ ≈ Tv − Tv0
αKT
(3.3)
The next step is to find the set of equations describing the dynamics of the
system. As the values of the quantities , ψ and v change only on the rising
edges of the divided clock, it is possible to describe the system with a set of finite
difference equations. In the following, the subscript k on the symbols indicates
the value at the k-th sampling instant (corresponding to the k-th rising edge of
the divided clock).
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Figure 3.1: Time diagrams of the signals in the BBPLL
Figure 3.1 represents the flow of the signals of the BBPLL. By inspection
of figures 2.2 and 3.1 , the dynamics of the BBPLL can be described by the
following set of equations (Tr,k indicates the k-th period of the reference clock):


∆tk = tr,k − td,k
k = sgn(∆tk)
ψk = ψk−1 + k
vk = β k + αψk
Tv,k = Tv0 +KT · vk−D
tr,k+1 = tr,k + Tr,k
td,k+1 = td,k +NTv,k
(3.4)
By subtracting the last two equations, an expression for ∆tk+1 as a function
of ∆tk can be found, thus eliminating tr and td from the equation set 3.4:
∆tk+1 = ∆tk + Tr,k −NTv0 −NKT vk−D
The system can be described using only two state variables, namely ∆t and
ψ. As the goal of this chapter is the analysis of the BBPLL dynamics in the
presence of an unmodulated and noise free reference clock, we can drop the
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Figure 3.2: Simplified nonlinear model for the second order BBPLL
dependence of Tr on k. Elimination in 3.4 of , v and Tv through substitution
leads to :
{
∆tk+1 = ∆tk + Tr −NTv0 −NαKT · ψk−D −NβKT sgn(∆tk−D)
ψk+1 = ψk + sgn(∆tk+1)
(3.5)
The definition of the following quantities:
τ
4
= ∆tNβKT
x0
4
= Tr−NTv0NβKT
R
4
= α/β
(3.6)
allows the set of equations to be rewritten in the following simplified form:
{
τk+1 = τk + x0 −R · ψk−D − sgn(τk−D)
ψk+1 = ψk + sgn(τk+1)
(3.7)
This is the nonlinear map ruling the evolution of the BBPLL in time. Some
words on the definitions 3.6 are in order. βKT and NβKT are the quantization
steps of the DCO and of the divided clock period (respectively), due to the
proportional branch of the BBPLL. τ is the timing jitter normalized to this
quantization step. The quantity x0 is the normalized difference between the
DCO free-running period multiplied by N and the reference clock period. It
is zero only if the two periods are identical. Due to the normal tolerances of
the analog circuit components, this condition can never be met in a practical
BBPLL implementation. Nevertheless, the assumption x0 = 0 can be used as a
starting point in order to simplify the analysis and get a clearer insight into the
nonlinear dynamics of the system. Finally, R represents the ratio of the integral
to the proportional constants of the digital loop filter.
A block diagram representing the simplified nonlinear model 3.7 is shown in
figure 3.2.
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3.3 First order Type I BBPLL
In this section the special case of a BBPLL without integral branch in the loop
filter (first order BBPLL) is analyzed. Although this architecture is rarely used
in practical implementations due to a reduced PLL frequency capture range, it
will give useful insights into the nonlinear dynamics. In this case the nonlinear
map 3.7 reduces to:
τk+1 = τk + x0 − sgn(τk−D) (3.8)
With D = 0 this equation reduces to the extensively studied nonlinear model
of the first order ∆Σ modulator using a one bit quantizer (see e.g. [42]). While in
those studies the focus is on the statistical properties of the quantizer output, for
the BBPLL case the input of the quantizer (τ) is of interest. Indeed the statistics
of τ determines the jitter performance of the BBPLL, while the output of the
quantizer is just an internal BBPLL signal.
The analysis will be performed in two steps. In the first step input x0 will
be assumed equal to zero. This assumption will be removed in the second step.
3.3.1 Case x0 = 0
Equation 3.8 simplifies to:
τk+1 = τk − sgn(τk−D) (3.9)
The presence of D 6= 0 in the map increases the order of the system from the
point of view of the nonlinear dynamics. In order to specify a unique trajectory,
a single initial conditions is not sufficient, since the sign of the previous D
iterations will also affect the trajectory. However a closer analysis shows that the
only possible steady state trajectories are those showing a triangular shape of τk
as a function of k. A simple argument can be used to demonstrate that. First of
all, an inspection of equation 3.9 reveals that the trajectory of τ will move with
unity steps either in the positive or negative direction. The trajectory cannot
stay indefinitely in the positive or negative axes, since the term − sgn(τk−D) will
push it to the other side. Hence at some point in time, τ will assume a value τ0
inside the interval [0, 1). Assume that the trajectory has its maximum positive
value at τ0 + N , with N an integer greater or equal to zero. This means that
at least 2N + 1 iterations around this point have positive sign and sooner or
later (it depends on the value of D) they will push the trajectory in the negative
direction for 2N + 1 consecutive steps. If this sequence of consecutive negative
steps starts when the trajectory has the value τ0 +N−1 (or lower), after 2N+1
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negative steps, the trajectory will reach the point τ0 −N − 2 (or lower). That
means that now 2N + 3 (or more) iterations around this point have negative
sign. The same argument can now be applied to show that there will be at least
2N + 3 consecutive steps in the positive direction, leading to a positive value of
the trajectory higher than the assumed maximum value τ0 +N . The only way
to have a steady state trajectory is that the sequence of 2N + 1 negative steps
starts exactly when the trajectory is at τ0 +N , leading to a triangular shaped
trajectory.
Among all possible triangular shaped trajectories, the one with the max-
imum peak values has particular relevance. On the one hand, this trajectory
leads to the maximum peak and rms jitter, a worst case situation which must be
within the design specifications. On the other hand this trajectory corresponds
to starting conditions τ0 ∈ [0, 1) and τ−1 . . . τ−D all negative. The BBPLL runs
into this condition after start up, when it is not locked yet and the values of τ
are most probably quite far from zero, either positive or negative. The follow-
ing discussion then refers to the trajectories showing the maximum peak jitter.
Equation 3.9 is simple enough to allow the trajectory of τ to be tabulated for
different values of the delay D.
Iterate k D = 0 D = 1 D = 2
0 τ0 τ0 τ0
1 τ0 − 1 τ0 − 1 τ0 − 1
2 τ0 τ0 − 2 τ0 − 2
3 · τ0 − 1 τ0 − 3
4 · τ0 τ0 − 2
5 · τ0 + 1 τ0 − 1
6 · τ0 τ0
7 · · τ0 + 1
8 · · τ0 + 2
9 · · τ0 + 1
10 · · τ0
11 · · ·
Table 3.1: Trajectories of First Order BBPLL for different delay values
Table 3.1 reports the results forD = 0, 1, 2. For the caseD = 0 the trajectory
toggles between two points, τ0 and τ0 − 1. By increasing D, the trajectory
expands its range both in the positive and in the negative direction on the τ axis,
but it will always come back to the starting point τ0 and repeat itself identically
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(this is indicated by the dots in the Table). By extrapolating from the examples
shown in the Table 3.1, some general properties of the trajectory can be deduced.
First of all, the trajectory assumes values on the set {τ0+i, i = −D−1, . . . ,+D}
and, secondly, it is periodic with period 2(2D + 1). This information is enough
to calculate the peak to peak jitter (τpp) as the difference between the maximum
and the minimum values that τ assumes in the orbit:
τpp = 1 + 2D
Each point of the set is visited by the trajectory twice per period, except
the extremes, which are visited only once per period. The only exception is for
D = 0, when the orbit consists of only two points. That observation gives full
information on the statistical distribution of τ and allows the easy calculation
of τ ’s mean value µτ and jitter variance σ
2
τ :
µτ = τ0 − 1/2
σ2τ =

(1 + 2D)
2/12 for D 6= 0
1/4 for D = 0
The effect of the delay D is twofold. On the one hand it worsens both
peak-peak and rms jitter (στ ) in a linear way. One the other hand it increases
the period of the orbits, thus affecting the frequency distribution of the phase
noise spectrum of the BBPLL output. Indeed for D = 0, τ toggles between two
values and the phase noise spectrum of the BBPLL output will show a strong
line (fundamental tone) at half the reference frequency 1/(2Tr) and at multiples
of this frequency (harmonics). Higher values of D move down the fundamental
tone toward lower frequencies and introduce other harmonics. In general the
fundamental tone will be placed at frequency 1/(2(1 + 2D)Tr).
3.3.2 Case x0 6= 0
Inspection of equation 3.8 shows that if x0 ≥ 1, τ cannot decrease with time,
while if x0 ≤ −1, τ cannot increase with time. Hence the BBPLL can lock to
the reference only if |x0| < 1. This condition is equivalent to that found in [34],
and is practically the condition for no overload in ∆Σ first order modulators
with one bit quantization. The dynamics described by equation 3.8 has been
widely studied for the case D = 0 (see e.g. [42], Ch. 2). One of the main
results of this study is that all trajectories are periodic when x0 is rational and
quasi-periodic when x0 is irrational. As the value of x0 cannot be determined
accurately, due to the natural tolerances in the circuits generating the reference
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and the DCO clocks, it makes little sense to assume x0 to be a rational number.
Statistically, the probability that x0 is rational is 0 while the probability that
x0 is irrational is 1. In this section we will assume x0 to be irrational. For the
same reasons expressed in case of x0 = 0, the analysis is limited to the orbits
showing the maximum peak jitter. From equation 3.8, the maximum value that
τ can assume is (1+D)(x0 +1) and the minimum value is (1+D)(x0− 1). The
peak-peak jitter is thus:
τpp = 2(1 +D)
It has been demonstrated that, for D = 0, τ uniformly fills the interval
[x0 − 1, x0 + 1]. Simulations show that this is in general not true for D 6= 0,
since the probability distribution of τ inside the interval [(1 +D)(x0 − 1), (1 +
D)(x0+1)] is nearly, but not exactly uniform. Some investigations are necessary
to understand the distribution accurately. However, for design purposes it is
often enough to have a reasonable worst case estimation of the jitter generated
by the PLL. By assuming τ to be uniformly distributed in the interval, a worst
case estimate for the jitter variance can be derived:
σ2τ =
(1 +D)2
3
This result is slightly bigger than that obtained for x0 = 0. It can be noted
that increasing D worsen both the peak-peak jitter and the rms jitter in a linear
way. Little can be said about the spectral distribution of the phase noise of the
DCO output clock without a detailed analysis of the trajectory in the time
domain.
3.4 Second order Type I BBPLL
The second order BBPLL is described by the nonlinear map 3.7 and presents
two state variables, τ and ψ. The trajectory of the system will thus be analyzed
in the phase plane (τ, ψ). For the second order BBPLL it is sufficient to analyze
the case for x0 = 0. Indeed, defining f
4
= x0/R and replacing x0 in 3.7 one
obtains:
{
τk+1 = τk −R · (ψk−D − f)− sgn(τk−D)
ψk+1 = ψk + sgn(τk+1)
Now subtracting f from both members of the second equation and replacing
ψ− f with ψ′ in the previous set of equations, the nonlinear map reduces to 3.7
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for the case x0 = 0. Therefore a system with x0 6= 0 is described by the same
nonlinear map as a system with x0 = 0.
For x0 = 0 the map 3.7 reduces to:{
τk+1 = τk −R · ψk−D − sgn(τk−D)
ψk+1 = ψk + sgn(τk+1)
(3.10)
In the next subsections the dynamics of this nonlinear map will be studied.
3.4.1 Phase Plane and Trajectories
−4 −2 0 2 4
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ψ
Figure 3.3: (τ, ψ) phase plane with indications of the trajectory directions for
D = 0
We will start the analysis by looking at the form of the trajectories of the
system in the (τ, ψ) phase plane. A qualitative understanding of the behavior
of the trajectories will allow us to derive analytical conditions for the existence
of orbits, hence for the stability of the BBPLL. Once the possible orbits are
known, such properties as peak-peak jitter and jitter variance can be evaluated.
The second equation of 3.10 indicates that for positive (negative) values of τ ,
ψ increases (decreases) by 1 after each iterations, independent of the value of
τ . Therefore the trajectories plotted in a (τ, ψ) phase plane will move upwards
on the right half-plane and downwards in the negative half. Without loss of
generality it is assumed that ψ ∈ Z, where Z is the set of signed integers.
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The first equation of 3.10 indicates that the variation in the values of τ is
the sum of two terms. One term (− sgn(τk−D)) depends only on the sign of τ
at the D-th previous iteration and pushes the trajectory toward the axis τ = 0,
like in the first order BBPLL. The other term (−R ·ψk−D) depends linearly on
the value of ψ at the D-th previous iteration and can push the trajectory in the
same or in the opposite direction as the first term. For |ψ|  1/R the second
term is dominant over the first one.
Figure 3.3 illustrates the direction of the trajectories on the (τ, ψ) phase
plane for the case D = 0. The vector field is symmetrical around the origin and
forms a sort of whirl around it. As for the case of the first order BBPLL, ifD 6= 0
the order of the dynamical system increases and it is not possible to describe
the dynamics in a bi-dimensional phase plane. Each trajectory is specified not
only by the present values of τ and ψ, but also by their previous D iterations
values. As the focus is to derive conditions for the stability of the system and
to evaluate the worst case jitter performances, orbits are considered which give
rise to the maximum span on the τ axis. Looking at the nonlinear map 3.10,
the maximum elongation of the trajectory on the τ axis, independent of the
particular value of ψ, is obtained under the condition that, when the trajectory
crosses the axis τ = 0 from the positive (negative) to the negative (positive)
half-plane, the previous D iterations have all positive (negative) values of τ .
This is the same assumption as for the first order BBPLL analysis and will be
referred to as the maximum orbit assumption.
Figure 3.4 shows three examples of trajectories in the phase plane. The
trajectories have been obtained with D = 6, R = 2/15 and three different
initial conditions: ψ = 0 and τ0 = 0 (circle), 34.66 (square) and 50 (cross). By
changing the initial conditions the trajectories show three different behaviors.
Initial condition (0,0) leads to a diverging trajectory. Initial condition (50,0)
causes the trajectory to converge toward the origin. Initial condition (34.66,0)
causes the trajectory to enter almost immediately a periodic orbit. This last
case corresponds to the steady-state behavior of the BBPLL in locked condition.
3.4.2 Condition for the Existence of Orbits
Figure 3.5 illustrates a generic orbit used to derive the conditions for the exis-
tence of orbits. In a generic orbit (τk, ψk), each point can be equally selected
as an initial condition. For this analysis we will select as a starting condition
(τ0, ψ0) the point immediately before the trajectory moves into the left half-
plane. Starting from this point and assuming ψ0 = M , with M a positive
integer, at the M -th iteration the trajectory lies on the τ axis (ψM = 0). The
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Figure 3.4: Three examples of trajectories in the phase plane for D = 6, R =
2/15, ψ = 0 and τ0 = 0 (circle), 34.66 (square) and 50 (cross)
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Figure 3.5: Phase plane showing the points used to derive the condition for the
existence of orbits in the second order BBPLL dynamics
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conditions for the existence of an orbit are that at the 2M -th iteration τ2M < 0
and at the 2M + 1-th iteration τ2M+1 ≥ 0. Only if those conditions are satis-
fied, due to the symmetry of the vector field about the origin, will the trajectory
from k = 2M to k = 4M have the same form as the trajectory from k = 0 to
k = 2M , but with opposite directions in the τ and ψ axes. Hence the point
(τ4M , ψ4M ) will coincide exactly with the starting point (τ0, ψ0) and the trajec-
tory will repeat itself in a closed orbit. These necessary and sufficient conditions
are expressed mathematically by the following set of equations:


τ0 ≥ 0
τ1 < 0
τ2M < 0
τ2M+1 ≥ 0
ψ0 = M
(3.11)
From these considerations, M is the radius of the orbit on the ψ axis and
the orbit has a period equal to 4M time steps.
By using the nonlinear map 3.10, τ1 can be calculated as
τ1 = τ0 −Rψ−D − sgn(τ−D)
If 2M ≥ D (maximum orbit assumption), then τ−D ≥ 0 and ψ−D = M −D.
Hence τ1 = τ0−R(M−D)−1 and the first two equations 3.11 can be simplified
to:
0 ≤ τ0 < R(M −D) + 1
In order to calculate the value of τ2M the nonlinear map 3.10 has to be
explicitly evaluated. Taking the sum for k = 0 . . . i− 1 of both members of the
first equation of 3.10, the value of τ at the i-th iteration can be found:
τi = τ0 −R ·
i−1∑
k=0
ψk−D −
i−1∑
k=0
sgn(τk−D) (3.12)
By inspection of figure 3.5 the values of ψ and sgn(τ) of interest are easily
evaluated:
ψk−D =

M + k −D for k −D ≤ 0M − k +D for k −D ≥ 0
sgn(τk−D) =

+1 for k −D ≤ 0−1 for k −D > 0
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By substituting these expression into equation 3.12, τi can be written ex-
plicitly:
τi =


τ0 − iR(M −D + 1−i2 )− i for i ≤ D + 1
τ0 −R
[
iM −D(D + 1) + iD + i(1−i)2
]
− 2D − 2 + i for i ≥ D + 2
(3.13)
In order to compute τ2M and τ2M+1, it is necessary to know which of the
two equations 3.13 apply. The maximum orbit assumption (2M ≥ D) does not
help to exclude the first equation. Assuming
2M ≥ D + 2 (3.14)
the second equation always applies. This is a stronger condition than the max-
imum orbit assumption and its validity will be checked a posteriori, after the
minimum value M for the possible orbits will be derived. Substituting i = 2M
and i = 2M + 1 in the second of 3.13 :
τ2M = τ0 −R[M(1 + 2D)−D(D + 1)]− 2(D + 1−M)
τ2M+1 = τ0 −RD(2M −D) + 2M − 2D − 1
Substituting the above expression for τ2M and τ2M+1 into 3.11 and defining
the following quantities:
τmin
4
= M(2RD − 2)−RD2 + 2D + 1
τmax1
4
= MR+ 1−RD
τmax2
4
= M(2RD +R− 2)−RD2 + 2D + 2−RD
(3.15)
the conditions 3.11 can be expressed in term of τ0 as:
max {0, τmin} ≤ τ0 < min {τmax1, τmax2}
This inequality can be interpreted as follows. Given the BBPLL parameters
R and D, if there exists at least one positive integer M such that the interval
[max {0, τmin},min {τmax1, τmax2}] is not empty, then for every value of τ0 in
this interval an orbit having radius M and visiting the point (τ0,M) can be
build. Thus the necessary and sufficient condition for the existence of an orbit
for a second order BBPLL is:
∃M ∈ Z, M > 0 : max {0, τmin} < min {τmax1, τmax2} (3.16)
From the point of view of the design of a digital BBPLL, it is important to
know how the parameters R and D affect the existence of orbits for the system.
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This can be done by evaluating under which conditions on R and D, there exists
at least one integer M satisfying equation 3.16.
The three quantities τmax1, τmax2 and τmin are linear functions of M and
can be represented by straight lines in the (M, τ) plane. The notation ∠τx for
the angular coefficient of τx will be here used.
Case 1/D < R < 1/(D − 1/2), Region 2 right
In this case ∠τmax2 > ∠τmin > 0 and ∠τmax1 > ∠τmin > 0. Thus ∃Mmin <
+∞ : ∀M ≥Mmin condition (3.16)is satisfied.
Case R > 1/(D − 1/2), Region 1
In this case ∠τmax2 > ∠τmin > 0 but ∠τmax1 < ∠τmin. The abscissa of the
intersection point between τmax1 and τmin is:
M1 =
RD2 −RD − 2D
2RD −R− 2
and the corresponding value on the τ axis is:
τmax1(M1) = R
RD2 −RD − 2D
2RD −R− 2 + 1−RD
After some algebra:
τmax1(M1) = − (RD − 1)
2 + 1 +R
2RD −R− 2
For R > 0, τmax1(M1) < 0 so that the intersection between τmax1 and τmin
occurs on the negative τ half-plane. Thus in the positive τ half-plane it is always
τmax1 < τmin, therefore there is no M satisfying (3.16).
Case 1/(D + 1/2) < R < 1/D , Region 2 left
In this case ∠τmin < 0 while ∠τmax1 > 0 and ∠τmax2 > 0. Thus ∃Mmin <
+∞ : ∀M ≥Mmin condition (3.16) is satisfied.
Case R < 1/(D + 1/2), Region 3
In this case ∠τmin < ∠τmax2 < 0 while ∠τmax1 > 0. Moreover 0 < τmin(0) <
τmax1(0) < τmax2(0). The situation is illustrated in figure 3.6.
It is clear that condition (3.16) is satisfied for M in the interval between
Mmin and Mmax, where Mmin is the intersection between τmin and τmax1 and
Mmax is the intersection between the M axis and τmax2.
According to the character of the solutions, three regions can be identified:
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Figure 3.6: Illustration of τmin,τmax1 and τmax2 for Region 3. The shadowed
area satisfies condition (3.16)
Region 1 : R ≥ 22D−1
Region 2 : 22D+1 ≤ R < 22D−1
Region 3 : R < 22D+1
In Region 1 there is no M satisfying 3.16. All trajectories diverge from the
origin, meaning that the BBPLL is unstable.
In Region 2 all M greater than a given value Mmin satisfies 3.16. This means
that the BBPLL can move in a closed orbit, but the radius M of the orbit is
not bounded. A BBPLL operating in this Region could lock, but with unknown
jitter performances.
In Region 3 the values of M satisfying the condition 3.16 are all the inte-
ger values inside a bounded interval [Mmin,Mmax], with Mmax < ∞. That
means that the BBPLL locks into a bounded orbit and the worst case jitter
performances can be derived.
Figure 3.7 shows some examples of trajectories for BBPLL in Region 1 and
2. For examples of trajectories in Region 3 see figure 3.4.
For practical applications only Region 3 is of interest. Indeed this is the only
Region which guarantees a finite worst case value for the radius of the orbits
and thus for the jitter of the BBPLL. We will restrict our further analysis on
Region 3. The extremes of the interval defining the solutions of 3.11 are :
Mmin =
D(2 +R−RD)
2 +R− 2RD and Mmax =
(2−RD)(D + 1)
2−R− 2RD
It can be demonstrated that for all R ≥ 0 and D ≥ 0 :
Mmax −Mmin ≥ 1
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Figure 3.7: Shown dashed is a diverging trajectory in Region 1 (D = 6, R =
2/(2D−2), initial condition = (0, 0)). The solid lines are 2 examples of different
orbits in Region 2 (D = 6, R = 1/D).
implying that it is always possible to find at least one integer M satisfying
the existence condition. In other words, the existence of at least one orbit is
guaranteed.
Note that:
limR→0Mmin = D
+
limR→0Mmax = (D + 1)
+
limR→ 2
2D+1
Mmin < +∞
limR→ 2
2D+1
Mmax = +∞
where the superscript + indicates approaching from the right.
The first two equations imply that for R going to zero the only possible orbits
have all the same radius M = D + 1, leading to a completely predictable jitter
performance of the BBPLL. Since Mmin and Mmax are increasing functions of
R, the minimum value of M for a possible orbit is D + 1. This guarantees
that the assumption 3.14 holds for each value of D and validates the results
of the analytical derivation. The third and fourth equations mean that for R
approaching the upper border of Region 3, the range of the possible orbit radius
increases indefinitely, leading to uncertainty on the actual jitter performance of
the BBPLL.
Figure 3.8 illustrates the behavior of Mmin and Mmax plotted versus R/Rcrit
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Figure 3.8: Mmin and Mmax plotted versus R/Rcrit for D=1 (solid lines) and
D = 4 (dashed). The vertical dash-dot lines show the borders between Regions
1, 2 and 3 for D = 1.
for D = 1 (solid lines) and D = 4 (dashed lines), with Rcrit = 2/(2D+ 1). The
two vertical lines define the boundaries between the three different Regions in
the case D = 1.
3.4.3 Evaluations of the Jitter Performances
Once the possible orbits are known the jitter performances of the BBPLL can
be estimated. It is clear that the jitter will depend on the radius of the orbit
that describe the BBPLL behavior . In the case that multiple radii are allowed a
priori, it is not clear which one will be actual one. It could be argued that, from
a statistical point of view, the value of M which maximizes the amplitude of the
interval 3.11 has the greatest probability to be selected. However, in designing a
system which should guarantee some minimum performances, it is useful to have
a worst case estimation of the performance themselves. Therefore conservatively
the worst case radius M = Mmax will be used to estimate the jitter of the
BBPLL. Referring to figure 3.5, the important parameter to calculate is the
diameter of the orbit on the τ axis τ3M−τM , which is also equal to the peak-peak
jitter τpp. Due to the symmetry of the orbit about its center τ0−τM = τ3M−τ2M ,
hence
τpp = τ0 + τ2M − 2τM |M=Mmax
Using equation 3.13 for calculating τM and the already calculated value for
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τ2M , τpp can be derived:
τpp =
(1 +D)(2−RD)[R2(3D2 + 3D + 1)− 2R(3D + 1) + 4]
[R(1 + 2D)− 2]2 (3.17)
Expanding the result in Taylor series around R = 0 gives:
τpp = 2(1 +D) + (1 +D)R+ (1 +D)
3R2 +O(R3) (3.18)
For R = 0 the result of the first order BBPLL with x0 = 0 is found again.
Increasing values of R worsens the peak-peak jitter in a linear way. Therefore
the minimum jitter can be achieved for very small values of R.
In order to evaluate the jitter variance the probability distribution of τ should
be analytically calculated. This task presents some difficulties and we choose a
qualitative alternative, that will be checked a posteriori by simulations. Roughly
speaking we can distinguish the possible orbits in two classes: the orbits with
a small radius and those with a bigger one. From the considerations above,
BBPLLs with small values of D will have orbits of the first class, while BBPLLs
with higher D will show orbits of the second class. The orbits with a small
radius are made up of few points. Hence the τ trajectory also consists of few
points and the distribution of τ among those points will be uniform (see figure
3.9). For this class of orbits:
σ2τ ≈
τ2pp
12
(3.19)
The orbits with bigger radii are made up of more points, which to a first
order approximation can be assumed to be uniformly distributed along the bi-
dimensional trajectory (τk, ψk). The distribution of the τ values is equal to the
distribution of the projections of those points on the τ axis. From equation
3.13, the τ trajectory in one half-plane is a quadratic function of the iteration
index. In the same half-plane, ψ is a linear function of the iteration index. Thus,
neglecting the distortion of the trajectory due to the presence of a delay D 6= 0,
the trajectory in one half-plane is a parabolic function τ(ψ). From the previous
sections, the function τ(ψ) is zero at ψ = +M and ψ = −M and reaches the
maximum equal to τpp/2 at ψ = 0:
τ(ψ) =
τpp
2
(
1− ψ
2
M2
)
, ψ ∈ [−M,M ] (3.20)
Assuming ψ to be a uniformly distributed random variable between −M and
M , the jitter variance is:
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Figure 3.9: Orbit with small radius (top) and histogram of τ (bottom)
σ2τ =
1
2M
∫ M
−M
[
τpp
2
(
1− ψ
2
M2
)]2
dψ =
2
15
τ2pp (3.21)
An example of such an orbit is shown in figure 3.10. The dashed line shows
the trajectory of τ versus ψ given by expression 3.20. The agreement between
the actual trajectory and the approximation is good, validating the result 3.21
.
3.4.4 Optimization of Parameters for Minimum Jitter
In order to evaluate the effects of the BBPLL parameters on the jitter perfor-
mances, τ has to be denormalized back to ∆t. Multiplying both members of
3.18 by NβKT :
∆tpp = NβKT
[
2(1 +D) + (1 +D)
(
α
β
)
+ (1 +D)3
(
α
β
)2
+O
(
α3
β3
)]
From this expression jitter minimization can be obtained by minimizing β,
D and the ratio α/β. For fixed β and D, increasing α always worsens the jitter.
A bottom limit to the minimization of β and α is given by the minimum fre-
quency resolution step of the DCO. However in the target application a bottom
limit for α comes from the requirements on the input modulation tolerance, as
will be shown in section 5.2.
Thus it is of interest to determine the optimum value of β which minimizes
the BBPLL jitter, given fixed α andD values (D is fixed by the implementation).
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Figure 3.10: Orbit with big radius together with the approximation given by
expression 3.20 shown dashed in the right half-plane τ > 0
A small value of β (high R) causes the BBPLL to be close to the border between
Region 3 and Region 2 (instability border), where the radius of the orbits and
also the jitter increases dramatically. Bigger values of β (lowerR) would stabilize
the BBPLL on orbits with small radius. Once β is big enough to allow only
one possible orbit, increasing it further will cause the jitter to grow, due to
the bigger quantization step in the proportional path of the BBPLL. Thus an
optimum value of β exists, which minimizes the jitter.
Define
q
4
= β − α(1 + 2D)/2
as the difference between β and the minimum value of β which would lead the
BBPLL on the border between Region 3 and Region 2. Using this definition
and substituting for β into expression 3.17 (after denormalization of τ in ∆t )
we obtain:
∆tpp =
NKT
4q2
[
(1 +D)4α3 + 4(1 +D)3α2q + 8(1 +D)2αq2 + 8(1 +D)q3
]
For values of q approaching zero the peak-peak jitter increases like 1/q2,
while for q → +∞ the jitter increases linearly. The plot of the function is
shown in figure 3.11 for α = 1 and D = 1. With standard analytical techniques,
the value of q for minimum jitter is found to be at 0.8846461772 (1 +D)α. The
optimum value of β is then;
βopt = (1.3846 + 1.8846D)α (3.22)
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Figure 3.11: Peak-peak jitter ∆tpp versus q
4
= β−α(1+2D)/2 for α = 1, D = 1,
N = 1, KT = 1
and, correspondingly, the minimum jitter achievable with a second order
BBPLL is:
∆tpp,opt = 5.219136251NαKT (1 +D)
2 (3.23)
3.4.5 Simulation results
In order to check the validity of expressions 3.22 and 3.23 simulations of the
nonlinear map 3.5 have been performed for several values of β and D in Region
3, keeping α constant. The rms jitter σ∆t has been evaluated and its value has
been normalized to NαKT .
The same simulation has been repeated for different values of input signal
Tr −Tv0 and for several different initial conditions, in order to have the cases of
diverging and converging trajectories during the BBPLL locking transient. The
result is a set of surfaces of normalized σ∆t versus D and β. For each of these
surfaces a contour plot has been calculated. Figure 3.12 shows the superposition
of the contour plots of the set of surfaces, together with the plot of equation 3.22
(solid line) and a line representing the border between Region 3 and Region 2
(dashed). It can be seen that expression 3.22 matches the value of β very well,
leading to the minimum jitter over a wide range of delay D, input signals and
initial conditions.
Figure 3.13 shows, for each value of D, the minimum value of σ∆t for all
simulations. This plot can be seen as the section of the surfaces of figure 3.12
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Figure 3.12: Contour plot of normalized σ∆t versus D and β together with βopt
(solid) and border between Regions 2 and 3 (dashed)
along the line described by 3.22. The curves corresponding to expressions 3.19
(circles) and 3.21 (squares) are also plotted. The simulations confirm that the
estimations for the rms jitter calculated in the previous sections are a reason-
able worst case. Further, it can be noted that the estimation done assuming a
uniform distribution 3.19 is not valid any longer for a higher value of D. In-
stead, for those cases estimation 3.21 yields a much better agreement with the
simulations results.
3.5 Second Order Type II BBPLL
In this section the dynamics of the second order Type II BBPLL will be ana-
lyzed. The block diagram of the architecture is reported in figure 2.3. As the
analysis uses the methodology already detailed in the previous sections, it will
be brief. In this analysis the delay introduced on the proportional path by the
presence of some digital gates in the actual implementation will be neglected,
as it should be much smaller than the reference clock period.
Starting from the block diagram depicted in figure 2.3 and following the
same derivation as in section 3.2 the nonlinear map describing the dynamics
can be written as:
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Figure 3.14: Trajectory used to derive the stability condition for the Type II
BBPLL
{
τk+1 = τk + x0 −R · ψk−D − sgn(τk)
ψk+1 = ψk + sgn(τk+1)
(3.24)
The only difference with respect to the map 3.7 is that the sign term in the
first equation does not depend on the delay D. For the same reasons reported
in section 3.4, we consider only the case x0 = 0 without loss of generality.
In order to evaluate the stability of the Type II BBPLL the following ar-
gument will be used here. We will calculate a generic trajectory in the (τ, ψ)
phase plane starting from the point (τ0, 0), intersecting the ψ axis at point
(τM = 0,M) and finally the negative τ axis at point (τ2M , 0) (see figure 3.14).
The quantity |τ2M | − τ0 will determine the nature of the trajectory, namely
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if |τ2M | − τ0 > 0 the trajectory will diverge (BBPLL is not stable), while if
|τ2M | − τ0 < 0 the trajectory will converge (BBPLL is stable).
In order to represent correctly the conditions which occur in the initial lock-
ing of the BBPLL, the starting value τ0 will be assumed to be much bigger than
1. Taking the sum for k = 0 to k = i − 1 of the first equation in system 3.24
and substituting ψ(k −D) = k −D, we find for τi between τ0 and τM :
τi = τ0 −R
[
(i− 1)i
2
− iD
]
− i (3.25)
The value of i which makes τi = 0 can be considered as the trajectory initial
radiusM . The trajectory from (τM ,M) to (τ2M , 0) can be computed in a similar
way. The result is:
τi =


τM for i = 0
τM −R(M −D)− 1 for i = 1
τM −Ri(M −D + (i− 1)/2) + i− 2 for 3 ≤ i ≤ D + 1
τM −R(−D(D + 1) + i(M +D) + i(1− i)/2) + i− 2 for i ≥ D + 2
(3.26)
Starting from point (τM ,M), the τ axis is achieved after M iterations. Under
the assumption of a big initial orbit, M ≥ D + 2 so that the last equation of
system 3.26 applies to calculate τ2M :
τ2M = RD(D + 1)− RM
2
2
−M(RD +R− 1)− 2 (3.27)
where τM has been taken equal to 0. From equation 3.25 we know that:
−RM
2
2
+
RM
2
+RDM −M + τ0 = 0
Substituting this expression in equation 3.27 the value for |τ2M | − τ0 can be
calculated as:
|τ2M | − τ0 = −RD(D + 1) +M(R+ 2RD − 2) + 2
so that the condition for the BBPLL to be stable is:
R < Rcrit
4
=
2(M + 1)
M(2D + 1)−D(D + 1) (3.28)
According to this analysis the stability condition for R depends on the radius
M of the trajectory (see figure 3.15 for a plot of Rcrit as a function of M). The
most stringent condition for stability is obtained for M → +∞ and corresponds
to Rcrit = 2/(2D + 1), like for the Type I BBPLL. As the trajectory decreases
its radius the condition for stability relaxes.
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Figure 3.15: Plot of Rcrit as function of M
This analysis is valid only down to M ≥ D + 2 so that we can surely rely
on the fact that, if the PLL is stable, its trajectory on the (τ, ψ) plane will be
confined to the region |ψ| ≤ D+ 1. But what happens then? This question can
be simply answered by the following argument.
If M ≤ D + 1 when the trajectory moves from the half-plane τ > 0 to the
half-plane τ < 0 at ψ = M there are values of ψk−D which are still negative.
Those values will push the trajectory in the direction of increasing τ reducing
its radius (the trajectory will look more asymmetric along the ψ axis). Actually,
for very small values of M (M  D + 1) as soon as the trajectory moves to
τ < 0 axis, the effect of the negative value of ψk−D could be so big as to move
the trajectory back to τ > 0. This effect will reduce the radius of the trajectory
with respect to the case with ψk−D all positive, thus helping the convergence.
In summary, if the condition for stability 3.28 is met, the trajectory of the
Type II BBPLL will converge almost down to the point (0, 0). Of course the
trajectory will not stay fixed at (0, 0), but will move on a chaotic trajectory of
minimal size around this point.
The argument used here to prove the convergence of the trajectory to (0, 0)
does not hold for the Type I BBPLL. Indeed in that case, the presence of the
still positive term τk−D pushes the trajectory further to the left, counteracting
the beneficial effect of the negative ψk−D.
It is particularly difficult to evaluate the jitter performance of the Type II
BBPLL in lock conditions, because the minimum trajectory around the point
(0, 0) has a chaotic nature. However, it can be observed that the jitter arising
from this trajectory is anyway very small and the output jitter of the BBPLL is
likely to be dominated not by the dynamics of the BBPLL, but rather by other
noise sources which are inevitably present, like the jitter on the reference clock,
the thermal noise of the DCO and of the Binary Phase Detector.
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Figure 3.16: Comparison of trajectories of Type I (solid) and Type II (dashed)
BBPLL (R = 0.1, D = 5).
3.6 Comparison Type I versus Type II
Comparing the analysis of the dynamics of the Type I and Type II BBPLLs
the main striking difference is that Type II, if stable, has trajectories having
minimum dimensions (radius close to 1), independent of the loop filter latency
D, while Type I cannot move onto trajectories with radius lower thenD+1. This
situation is illustrated in figure 3.16, where a trajectory of Type I is compared
to that of Type II. The BBPLL parameters and the starting conditions are
identical for the two trajectories. The Type I revolves around an orbit of radius
D+1, while Type II converges to a minimal chaotic trajectory around the origin.
It is therefore reasonable to maintain that the Type II can intrinsically achieve
better jitter performance than the Type I without any penalty regarding the
stability margin. Indeed, the condition of stability is the same for the two types
of BBPLL.
As the target application requires very stringent jitter performance, the rest
of the work will concentrate on the analysis and subsequent implementation of
the Type II BBPLL.
48 Nonlinear Analysis of the Dynamics of the BBPLL
−40 −20 0 20 40 60
−30
−20
−10
0
10
20
30
τ
ψ
Figure 3.17: Comparison of trajectories of Type I (solid) and Type II (dashed)
BBPLL (R = 0.1, D = 5) in presence of an rms jitter of 0.5 UI on the reference
clock
3.7 Trajectories in presence of Noise
The nonlinear analysis of the previous sections assumed an ideal reference clock
with a fixed unjittered period and BBPLL building blocks which do not intro-
duce noise in the circuit. These assumptions are not realistic and the question
now is how does the thermal noise of the building blocks or the jitter on the
reference modify the trajectories in the phase plane. Figure 3.17 shows the same
simulations as in figure 3.16, with the difference that an rms jitter of 0.5 UI on
the reference clock has been assumed. Although the general characteristics of
the trajectories are still distinguishable, the trajectory, especially in the case of
a Type I BBPLL, assumes a really chaotic nature, and the total output jitter
of the BBPLL is dominated not by the nonlinear dynamics, but rather by the
internal noise sources. Although the nonlinear analysis used in this chapter has
been useful at finding the stability criterion and the general nature of the tra-
jectories, a different approach is needed to evaluate the jitter under the more
realistic assumptions of internal noise sources. This will be done in the next
chapter.
Chapter 4
Linearized Model of the
Type II BBPLL
In this chapter we will build a discrete-time linear model for the BBPLL. In partic-
ular the binary phase detector will be linearized and linear models for the digitally
controlled oscillator and the feedback divider will be derived. Since the full linearized
model of the BBPLL entails two discrete-time domains (a slow one for the binary
phase detector and loop filter and a fast one for the digitally controlled oscillator),
a simplified model will also be created where the loop is described only in the slow
time domain. The simplified model will be used in the next chapter to estimate the
performances of the BBPLL.
4.1 Linearization of the BPD
Consider the time difference between the rising edges of the reference and of the
feedback clock ∆t = tr−td. Due to the noise generated by blocks of the BBPLL
and already present on the reference clock, ∆t can be described as a random
variable with a given cumulative distribution function (cdf) F∆t(x) = P [∆t < x]
and probability density function f∆t(x) = ∂F∆t(x)/∂x, where the operator P [A]
indicates the probability of event A [43].
When the BBPLL is not locked, f∆t has most of its area concentrated far
away from zero (see figure 4.1). During the locking process, the value of ∆t
converges to zero, meaning that its pdf is gradually centered around the origin.
If the bandwidth of the BBPLL is small enough compared to the correlation
time of ∆t, a probabilistic approach based on expectations can be used to derive
a linear model for memoryless nonlinear phase detectors in general (see [44] and
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[45]).
4.1.1 Linearization of memoryless nonlinear phase detec-
tors
Figure 4.2 shows the general concept for the linearization of memoryless nonlin-
ear phase detectors. On the left handside, the actual nonlinear phase detector
can be represented as a differentiation node which produces ∆t = tr − td, fol-
lowed by a memoryless nonlinear funtion g(x) which produces the phase detector
output  = g(∆t). The function g(x) is the phase detector characteristic in ab-
sence of noise. If ∆t is a random process, the phase detector output  will be
also a random process. If the loop bandwidth is small compared the the corre-
lation time of ∆t the dynamic of the loop will react only to the average value
of , so that we can define:
 = ¯+ n
with (the operator E[x] indicates the expectation of the random variable x):
¯ = E[]
and n is a high-frequency noise term which does not contribute to the slow
dynamics of the loop, but plays an important role in the overall loop noise
performances.
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In locked condition, the average value of the phase detector output  must be
zero E[] = 0. If this condition was not satisfied, the output of the integral path
of the loop filter would gradually drift in one direction, modifying the output
frequency and contradicting the assumption that the loop is locked. Therefore
in locked condtion the pdf f∆t is such that:
0 = E[g(∆t)] =
∫ +∞
−∞
g(a)f∆t(a)da. (4.1)
If f∆t is shifted from its locked position by a quantity x the effective phase
detector characteristic geff (x) is given by:
geff (x) = E[g(x+ ∆t)] =
∫ +∞
−∞
g(x+ a)f∆t(a)da. (4.2)
Note that in general the effective phase detector characteristic geff is differ-
ent from the phase detector characteristic in absence of noise g.
Once geff has been found the linear gain of the phase detector is simply the
derivative of geff (x) evaluated at the locking point x = 0:
Kbpd =
∂geff (x)
∂x
∣∣∣∣
x=0
. (4.3)
Now this approach will be applied to two examples: the first is a ideal linear
phase detector, the second is the BPD.
Example 1 : Ideal Linear Phase Detector
In this case g(x) = Kx. The steady state pdf f∆t is such that:
0 =
∫ +∞
−∞
Kaf∆t(a)da = KE[∆t] ⇒ E[∆t] = 0.
therefore the equilibrium point of the loop is such that the mean value of the
phase error in front of the phase detector is zero.
From 4.2 the effective phase detector characteristic is:
geff (x) =
∫ +∞
−∞
K(x+ a)f∆t(a)da = Kx+KE[∆t] = Kx.
Therefore in this case geff and g are the same.
Example 2 : Binary Phase Detector
In this case g(x) = sgn(x). The steady state pdf f∆t is such that:
0 =
∫ +∞
−∞
sgn(a)f∆t(a)da = −
∫ 0
−∞
f∆t(a) +
∫ +∞
0
f∆t(a)da
⇓
F∆t(0) = 1/2. (4.4)
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therefore the equilibrium point of the loop is such that the median value of
the phase error in front of the phase detector is zero. Note that if f∆t is not
symmetrical, mean and median values are generally different.
From 4.2 the effective phase detector characteristic is:
geff (x) =
∫ +∞
−∞
sgn(x+ a)f∆t(a)da = −
∫ −x
−∞
f∆t(a) +
∫ +∞
−x
f∆t(a)da
⇓
geff (x) = 1− 2F∆t(−x)
so that the linearized BDP gain is:
Kbpd = 2f∆t(0). (4.5)
These results can be intuitively explained as follows. In locked state the
number iterations with  = −1 must be on the average equal to the ones with
 = +1, otherwise the integral part of the loop filter would drift. This means
that P [∆t < 0] = P [∆t > 0], which is nothing else than the condition 4.4.
Assume that for any reason (for instance due to the intrinsic BBPLL dy-
namics) the pdf of ∆t is shifted away from its locked point by a small amount
x in the positive direction. In this case there will be more iterations with  = 1
and less with  = −1, so that the average value of  will be slightly positive.
The BBPLL will react to this situation and center the pdf again.
To a first order approximation, if the shift x is small enough, the probability
that  = 1 is increased by the quantity x · f∆t(0), while the probability that
 = −1 is decreased by the same quantity. The net change in E[] is thus
2xf∆t(0), so that Kbpd = 2f∆t(0).
In the next section the dependence of the gain Kbpd on the BBPLL loop
parameters will be computed.
4.1.2 Computation of Kbpd for a 1st-order BBPLL in closed
loop
The equivalent gain of the BPD Kbpd cannot be fixed independently from the
other parameters of the BBPLL (as it is normally done in the literature [35]),
since it depends on f∆t, which in turn depends on the dynamics of the BBPLL
itself. In this derivation we will assume α  β. The nonlinear map 3.24 in
presence of jitter tjr on the reference clock can be written as:
∆tk+1 = ∆tk + tjr −NβKT sgn(∆tk) (4.6)
Indicating with ∆t∗ the value of ∆t in case of unjittered reference, ∆t∗ can
assume values only on discrete states: nNβKT + ∆t
∗
0, with n ∈ Z. When the
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probability density function f∆t
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Figure 4.3: Probability density function of ∆t as weighted superposition of the
pdfs of tjr
BBPLL is locked, the integral path will have centered the dynamics so that we
can assume ∆t∗0 = 0 and ∆t
∗ = nNβKT , n ∈ Z.
Every time ∆t∗ is in a given state nNβKT , the jitter on the reference dis-
tributes the actual ∆t probabilistically on a range around nNβKT , replicating
the pdf of tjr, if tjr is a stationary process.
Therefore the pdf of ∆t, f∆t, will be given by the superposition of the pdfs
of tjr , ftjr , shifted by an amount equal to each occupied state and weighted by
the probability that in steady-state ∆t∗ will occupy that state (see figure 4.3).
Indicating with n the state nNβKT and with qn the stationary probability of
occupancy of the state n:
qn
4
= P [∆t∗ ∈ n]
then
f∆t(a) =
n=+∞∑
n=−∞
qnftjr (a− nNβKT ) (4.7)
so that:
Kbpd = 2
n=+∞∑
n=−∞
qnftjr (−nNβKT ). (4.8)
In order to find the stationary probabilities qn, the BBPLL can be modeled
as a Markov chain (see [43]) . From a given state n, ∆t∗ must go either to state
n+ 1 or to state n− 1. The transition probabilities are:
P [∆t∗k+1 ∈ n+ 1|∆t∗k ∈ n] = P [tjr + nNβKT ≤ 0] = Ftjr (−nNβKT )
P [∆t∗k+1 ∈ n− 1|∆t∗k ∈ n] = 1− Ftjr (−nNβKT )
where Ftjr is the cdf of tjr. The Markov chain representing the BBPLL is
illustrated in figure 4.4, where Gn
4
= Ftjr (nNβKt). It is actually a random walk
with non-uniform transition probabilities. The transition probability matrix Pis
defined such that its element (i, j) is the probability to go from state i to state
j in one step:
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Figure 4.4: Markov chain representing the BBPLL
P =


. . .
...
1−G2 0 G2 0 0 0 0
0 1−G1 0 G1 0 0 0
· · · 0 0 1−G0 0∗ G0 0 0 · · ·
0 0 0 1−G−1 0 G−1 0
0 0 0 0 1−G−2 0 G−2
...
. . .


Since the number of possible states is in principle infinite, P is a square matrix
with infinite dimension. The superscript ∗ in the matrix elements denotes the
element (0,0).
If ftjr is symmetrical around 0 then G−n = 1−Gn (in particular G0 = 1/2)
and the transition matrix has center symmetry around the (0,0) element:
P =


. . .
...
G−2 0 G2 0 0 0 0
0 G−1 0 G1 0 0 0
· · · 0 0 G0 0∗ G0 0 0 · · ·
0 0 0 G1 0 G−1 0
0 0 0 0 G2 0 G−2
...
. . .


The stationary probabilities qn are defined by the dicrete stationary Chapman-
Kolmogorov (C-K) equation:
q = q ·P (4.9)
where q is the row vector [. . . , q−2, q−1, q0, q1, q2, . . .].
Although, technically speaking this kind of Markov chain has period 2 and
the theory would request to calculate first P2 and then solve q = q · P2 (see
[43]), we take the short way and solve 4.9. Indeed if q satisfies equation 4.9,
then it is also a solution for P2.
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Since the states describe all possible events and they are disjointed, qn must
satisfy the normalization equation:
+∞∑
n=−∞
qn = 1. (4.10)
Equation 4.9 translates into an infinite set of linear equations:
qn = G−n+1qn−1 +Gn+1qn+1, n ∈ Z. (4.11)
Since P is symmetrical, q−n = qn and it is enough to consider n = 0, 1, . . ..
Rewriting 4.11 for n = 0 , q0 = G1q−1 +G1q1 so that;
q1 =
1
2G1
q0. (4.12)
Taking the sum of the first n+ 1 terms of 4.11 and using the result 4.12:
qn+1 =
1−Gn
Gn+1
qn
so that:
qn = q−n =
n∏
m=1
(
1−Gm−1
Gm
)
q0. (4.13)
In order to find q0 the normalization equation 4.10 is used:
∑
n
qn = q0 + 2
+∞∑
n=1
qn = 1
and finally
q0 =
[
1 + 2
+∞∑
n=1
n∏
m=1
(
1−Gm−1
Gm
)]−1
. (4.14)
Equations 4.8 4.13 and 4.14 allow the exact computation of the BPD linearized
gain Kbpd.
If tjr is gaussian with variance σ
2
tjr then :
Gn =
1
2
+
1
2
erf
(
nNβKT
σtjr
√
2
)
where
erf(x)
4
=
2√
pi
∫ x
0
e−b
2
db.
Figure 4.5 reports the plot of Kbpd versus σtjr for the case of a gaussian reference
jitter using equations 4.8 4.13 and 4.14 (thick solid line). For this computation
the Markov Chain has been limited to 101 states and NβKT has been normal-
ized to 1.
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Figure 4.5: Plot of Kbpd versus σtjr (gaussian jitter, NβKT normalized to
1): Kbpd computed with a 101 states Markov Chain (thick solid), Kbpd ap-
proximated with a 3 states Markov Chain (thick dashed), asymptote Kbpd =
1/(
√
2piσtjr ) (thin solid), asymptote Kbpd = 2/(
√
2piσtjr) (thin dashed).
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Figure 4.6: 3-state Markov chain used as approximation of the BBPLL
The asymptote for small values of σtjr can be derived as follows. On the
assumption that σtjr  NβKT , in the Markov chain the states n with |n| ≥ 2
occur with a probability which is negligibly small. The infinite Markov chain
simplifies then to a three state chain with perfectly reflecting barriers (see figure
4.6) and it is easy to show that q0 = 1/2, q1 = q−1 = 1/4.
Applying 4.8 an approximate expression for Kbpd is found:
Kbpd ≈ 1√
2piσtjr
[
1 + e
−
1
2
„
NβKT
σtjr
«
2]
(4.15)
and for σtjr  NβKT we find Kbpd = 1/(
√
2piσtjr ).
The asymptote for large values of σtjr can be derived by considering that
in this case the dynamic of the BBPLL has little influence on the pdf of ∆t,
since the displacement of the sampling point at multiples of NβKT is negligible
compared to the jitter on the reference clock. Therefore, going back to equation
4.5, we can say Kbpd ≈ 2ftjr = 2/(
√
2piσtjr), which is the expression usually
found in literature (see [35]).
Note that this result, if used in the case of small σtjr , would be wrong by a
factor of 2.
Figure 4.5 reports the plots of equation 4.15 and of the two asympotes.
Interestingly, although derived under the assumption of small σtjr , equation
4.15 gives a good approximation (error is smaller than 25%) of the real Kbpd on
the whole axis.
4.1.3 On the use of probability in the analysis of digital
PLLs
The use of probability theory in the analysis of the digital PLLs is not new,
indeed it was applied in the 70’s specially to the analysis of the performance
of a particular class of digital PLLs, the so called Zero-Crossing Digital PLL
(ZC-DPLL). Paper [17] gives a good overview of the status of these analyses.
In [46], Holmes considers a first order ZC-DPLL with a binary quantized
phase detector. The reference signal is assumed to be either sinusoidal or square-
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wave, with superimposed stationary white band-limited Gaussian noise. The
DPLL was modeled as a discrete-time, discrete-variable Markov chain. In the
case of a square-wave the transition probabilities are independent of the error
state, since the SNR of the sampled signal is constant. On the contrary, for a
sinusoidal wave the SNR of the sampled signal depends on the sampling point
(it will be really poor close to the zero crossing and increasingly better away
from it). In this case the Markov chain has non-uniform transition probabilities
like in the case of a BBPLL with superimposed jitter. Although the physical
explanation for the non-uniformity of the transition probabilities is different
for the ZC-DPLL and the BBPLL, the mathematical model is the same. The
author calculates the stationary phase error pdf (and subsequently also the mean
first slip time) by solving the dicrete stationary Chapman-Kolmogorov (C-K)
equation as it is done in the previous section.
However there are some differences between our analysis and the one in [46].
First, the transition probabilities in [46] are determined by the input wave SNR,
while in our case they are determined by the jitter distribution (see equation
4.9). Second, since the analysis of the ZC-DPLL does not consider jitter, the
stationary phase error pdf does not include the convolution of the stationary
states probabilities with the jitter pdf, like we did in equation 4.7. Third, in
[46] the derived phase error pdf is not used to linearize the loop and no attempt
is made to derive compact analytical expression like we did by simplifying the
infinite-length Markov chain to a 3-states chain.
In [18], a paper published simultaneously to [46], Cessna and Levy consider
a digital PLL with binary quantization and several types of sequential filters.
They approach the problem by using discrete-time, discrete-variable Markov
chain theory, but resort to computer simulations to obtain the stationary phase
error pdf and other performance metrics.
In [47], Weinberg and Liu analyze a first and second order ZC-DPLL. They
assume a sinusoidal input signal with a linited SNR and no jitter, and neglect any
form of quantization in the loop. With these assumptions the dynamics of the
first order loop can be described by a discrete-time, continuous-variable Markov
process, while for the second order loop the nonlinear dynamics is described
in terms of a 2-dimensional vector Markov process. The authors calculate the
stationary phase error pdf by solving the stationary continuous C-K equation,
where the sinusoidal term in the transition pdf is approximated by sin(z) = z
(linear case) and sin(z) = z − z3/6 (second order approximation). Since no
quantization is assumed, this approach cannot be used for the analysis BBPLL.
In [48], Chie provides an exact analysis of the phase error statistics of the
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first order ZC-PLL by solving the C-K equation using the method of moments.
This paper also assumes a sinusoidal input with limited SNR, no jitter and no
quantization and thus its analysis can not be applied to the BBPLL as well.
It can be viewed as a theoretical extension of the work in [47]. The solution
obtained is compared to the results of the application of the Fokker-Planck
equation to the analysis of a multiplier-based analog PLL.
A short comment on the Fokker-Plank (F-P) equation (for further detail see
[49]). This is a partial differential equation which describes the probability den-
sity function of a continuous-time random process satisfying the Ito’s stochastic
differential equation (SDE). Since a multiplier-based PLL in presence of am-
plitude noise on the input wave can be described by the Ito’s SDE, the F-P
equation has been used to calculate its stationary phase error distribution and
other performance metrics ([44]).
The Ito’s SDE can be applied to any kind of nonlinearity (not only sinu-
soidal), inclusive of the sign function. However, since it describes a continuous-
time process, it can not be directly used in the case of the BBPLL, which is
a discrete-time process. It would be necessary to convert the nonlinear finite-
difference equations describing the BBPLL loop in differential form, introducing
an approximation of the real dynamics. For these reasons we believe the Markov
chain approach for the BBPLL case is favoured.
4.2 Linear Model of the DCO
The DCO block can be modeled as a discrete time invariant linear system. The
input of the system is the loop filter output w. Since the loop filter is clocked
by the feedback clock and in locked condition the feedback clock is synchronous
to the reference clock, the signal w changes every reference clock period. Using
the notation Z(T ) to identify the discrete time domain made of multiples of T
then the signal w is defined on Z(Tr0).
As every DCO clock cycle could, in principle, have a different period value
(denoted by Tv), the signal Tv can be defined on the discrete time domain
Z(Tv0), where Tv0 is the nominal output clock period. This is valid if Tv is
not much different from Tv0 (generally true for LC oscillators where the tuning
range is limited to some 10% of the nominal frequency). In locked condition
Tr0 = Tv0/N , where N is the feedback divider ratio. The interface between
these two time domains is given by an interpolation with factor N .
Figure 4.7 illustrates the DCO linear model. The control word w, defined
on Z(Tr0), is multiplied by the period gain KT and added to Tv0, producing
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Figure 4.7: DCO linear model
Tv, still defined on Z(Tr0). This signal is extended to the domain Z(Tr0/N)
with a zero order hold interpolation filter. This process can be modeled by an
ideal interpolation (insertion of N − 1 zeros between every two samples and
multiplication of the signal amplitude for N) followed by a gain of 1/N (to
compensate for the gain N of the ideal interpolation process) and a FIR digital
filter with a rectangular impulse response of length N (rectN ). The z-domain
transfer function of this FIR filter is sinczN (z)
4
= 1+ z−1 + z−2 + . . .+ z−N+1 =
(1− z−N )/(1− z−1).
Finally the sequence is filtered by a first order lowpass transfer function
(implemented with a first order IIR filter (1− a)z−1/(1− az−1)), which models
the settling transient of the DCO and introduces also a delay for causality.
Figure 4.8 illustrates the impulse response of the DCO model for the case N = 4.
4.3 Linear Model of the Feedback Divider
The description of the feedback divider with factor N is relatively straightfor-
ward. It takes N consecutive periods Tv3 (see figure 4.8) of the output clock
and adds them together in order to create one period of the feedback clock
Td. The rising edges instants td of the feedback clock are then obtained by
the incremental sum of the periods Td. The addition of the N periods can be
modeled as a digital FIR filter defined on Z(Tr0/N) having transfer function
sinczN . The output of the FIR filter delivers a new value every Tr0/N seconds.
In order to convert the signal back to the slower time domain a decimation with
factor N is necessary. The decimation ensures that two consecutive samples of
Td constitute of disjoint output clock periods and that no output clock period
is skipped. Figure 4.9 illustrates the resulting linear model.
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Figure 4.8: Impulse response of the DCO and feedback divider linear model for
N = 4
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Figure 4.10: Linearized model for the BBPLL
4.4 Complete Model
The complete model of the Type I BBPLL in the z-domain is obtained by
substituting in figure 2.3 the linear models of the different building blocks. The
resulting model is illustrated in figure 4.10. The proportional path of the loop
filter has been modeled as βz
−θ, where θ represents the ratio of the gate delay
to the reference clock period Tr0. Note that z
−1, when converted to frequency,
assumes different values for the two different time domains. Indeed in Z(Tr0)
z−1 = exp(−j2pifTr0) while in Z(Tr0/N) z−1 = exp(−j2pifTr0/N).
Although this model is quite complete and detailed, the presence of two time
domains Z(Tr0) and Z(Tr0/N) in the control loop complicates the mathemat-
ical derivation of the transfer functions that will be done later. Therefore it
makes sense to look for a simplification of the model which still gives a good
approximation of the effective behavior.
As a starting point, assume that the quantity a is zero, meaning that the
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DCO is able to settle instantly to the new frequency corresponding to the control
word w. As it will be seen in the implementation chapter, this is quite a good
approximation to the real behavior. In this case, the function of the interpolator
plus the zero order hold is to create N identical samples of the incoming signal
Tv. These N identical samples are then added together and the sum is given
out as a result after the decimator. The whole chain from the interpolator to
the decimator can then be replaced by a simple gain factor N .
For the case a is not zero, the impulse response of the chain from the in-
terpolator to the decimator has to be calculated. Referring to figure 4.8, an
expression for Tv3,k
4
= Tv3(kTr0/N) can be found by iteratively solving the dif-
ference equation Tv3,k = (1− a)Tv2,k−1 + aTv3,k−1 which models the settling of
the DCO. The result is:
Tv3,k =


0 for k = 0
1− ak for 1 ≤ k ≤ N
(1− aN )ak−N for k ≥ N + 1
Due to the delay of one clock cycle, the first sample of Td at time zero, will
be zero. The second sample of Td (at time Tr0) is equal to the sum of the
first N non zero samples of Tv3, Td,1 = Tv3,1 + . . . + Tv3,N , and in general
Td,k = Tv3,(k−1)N+1 + . . .+Tv3,kN . After some algebra, the following expression
can be found:
Td,k =


0 for k = 0
N − a
(
1−aN
1−a
)
for k = 1
(1−aN )2
1−a a
kN−2N+1 for k ≥ 2
The resultant equivalent linear model is illustrated in figure 4.11. The loop
is now entirely described in the slower time domain Z(Tr0). Note that if a 1
the feedback path can be approximated with N − a+ az−1.
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Figure 4.11: Simplified linear model for the BBPLL
Chapter 5
Performance Analysis
In this chapter the properties of the BBPLL relevant for the target application
will be analyzed using the framework developed in the previous two chapters. In
particular the locking time and the input modulation tolerance will be derived using
the nonlinear model, while the input-output transfer function and the output jitter
will be analyzed with the help of the linear model. A phenomenon peculiar to
bang-bang loops, that is the dependence of the transfer function on the jitter of
the reference, will also be explained and a digital method will be proposed for
the stabilization of the loop dynamics. All the results will be checked against
simulation.
5.1 Locking Transient
Due to the nonlinear nature of the loop, the locking transient of the BBPLL
is different from that of a linear system. The transient is easier to understand
if the difference ∆Tk between the feedback clock period Td,k and the reference
period Tr is considered. Denormalizing equation 3.24, neglecting the latency D
for the sake of clarity, and assuming, without loss of generality x0 = 0:
∆Tk = NβKT sgn(τk) +NαKTψk (5.1)
If we consider a trajectory in the phase plane, as long as the trajectory stays
on the positive (negative) half plane τ > 0 (τ < 0) the value of the first term
on the right hand side of equation (5.1) does not change, while the value of
the second one increases (decreases) with a constant rate of NαKT per iterate.
Therefore, the time behavior of ∆T for this part of the trajectory is represented
by a straight increasing (decreasing) line with slope NαKT (see figure 5.1).
When the trajectory crosses the ψ axis coming from positive (negative) values
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Figure 5.1: Locking transient of the BBPLL: time error ∆t (parabolic) and
period error ∆T (triangular).
of τ , the first term changes from +NβKT (−NβKT ) to −NβKT (+NβKT ) and
the second from NαKTψ to NαKT (ψ− 1) (NαKT (ψ+ 1)). The net change in
∆T is therefore equal to N(2β + α)KT and occurs at the end of the straight
line mentioned above (when ψ changes its direction). As for stability reasons
typically β  α, this looks like an abrupt step in the plot of ∆T versus time.
As the time error ∆t is the incremental sum of ∆T over time, its time behavior
is represented by parabolic curves when ∆T is a straight line. These parabolas
change their slope when crossing the ∆t = 0 axis where ∆T has the abrupt step
mentioned above. The time behaviors of ∆T and ∆t are 90◦out of phase: when
the time error is zero the period error is maximum and viceversa.
Next the locking time of the BBPLL will be calculated. A similar calculation
has been already done in [50] for an analog loop without accounting for the
latency of the loop filter. The approach used here makes use of the trajectory
equations derived in chapter 3. With reference to figure 5.2, consider a trajectory
starting from the point (0,M0) and intercepting again the ψ axis in (0,M1).
This first part of the trajectory is described by the system (3.26), so that if M0
is known, it is possible to calculate the iterate index i at which the trajectory
intersects the ψ axis again, by solving the last equation of the system. Two
different choices for the value M in this equation can be made. If we consider
a trajectory having the maximum radius then M = M0. This is somehow a
worst case condition for the locking time, as it assumes that the last point on
the trajectory before crossing the ψ axis lies very close to the ψ axis itself.
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Figure 5.2: Trajectory plot for the computation of the locking time. The small
insert illustrates two possible starting conditions obeying (3.26) but yielding
different values for M1.
However, this is generally not true. Indeed there are other starting points
having ψ = M0 which give rise to trajectories obeying system (3.26) (see the
small insert in figure 5.2). If an average trajectory is considered, yielding a more
accurate but less conservative estimation of the locking time, then a good choice
is M = M0 − 1/2. Substituting those values of M in the last equation of (3.26)
the following expression is found for i:
i =
M0 +D +
(
1
2
)
− 1
R
+
√[
M0 +D +
(
1
2
)
− 1
R
]2
− 2
[
D(D + 1)− 2
R
]
where the operator bxc indicates the biggest integer lower or equal to x. The
terms (1/2) in the expression above are present only for the case of the tra-
jectory with maximum radius. In practical situations
[
M0 +D +
(
1
2
)− 1R]2 
2
[
D(D + 1)− 2R
]
so that i can be simplified to:
i = 2M0 + 2D + (1)−
⌊
2
R
⌋
where the fact that 2M0+2D+(1) is an integer is used. The value ofM1 = M0−i
can be computed and from that the reduction of the radius of the trajectory
(∆M) in one half turn around the origin:
∆M = M0 − |M1| =


⌊
2
R
⌋− 2D for the average trajectory⌊
2
R
⌋− 2D − 1 for the maximum radius trajectory
(5.2)
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As ∆M does not depend on M0 the decrease of the trajectory radius for every
half turn is a constant. Therefore the number of half turns before the trajectory
reaches the origin (BBPLL locked) is simply M0/∆M and the absolute values
of the intercepts of the trajectory with the ψ axis are |Mk| = M0 − k∆M . The
number of iterates in every half turn is equal to 2|Mk|, so that the total number
of iterates ntot needed by the BBPLL to lock is:
ntot =
M0/∆M∑
k=0
2|Mk| = M0
(
1 +
M0
∆M
)
(5.3)
In order to put this expression into practice the value M0 has to be related to
the initial time error ∆t0 or DCO period error Tv − Tv0. From (3.3):
M0 ≈ Tv − Tv0
αKT
and from (3.25), using the definition of τ = ∆t/(NβKT ):
M0 =
1
2

1 + 2D + 2
R
+
√(
1 + 2D +
2
R
)2
+
8
R
∆t0
NβKT


Considering that the term ∆t0NβKT is much bigger than 1 + 2D+
2
R for a BBPLL
which is not locked, the expression above can be simplified to:
M0 ≈
√
2∆t0
NαKT
. (5.4)
As an example of an application, consider a BBPLL with the following param-
eters : Tr=1/200MHz=5ns, N = 24, Tv0 = Tr/N=1/4800MHz, ∆t0 = 2.5ns
(corresponding to the maximum initial time error not leading to cycle slips con-
sidering a 50% duty cycle clock reference), α = 2−10, β = 2−8, D = 2 and
KT = 200MHz/(4800MHz)
2. From (5.4), M0 = 156 and using the first equa-
tion of (5.2) and (5.3), the total number of iterates needed to lock ntot = 6240.
This corresponds to a locking time of 6240 ∗ Tr = 31µs. This estimation of the
locking time obtained analytically matches very well the result of simulation
(see figure 5.3).
5.2 Reference Clock Modulation Tolerance
Since in the target application the reference clock is frequency modulated, it is
fundamental to derive the limits for the maximum modulation that the BBPLL
can track without losing the lock condition.
Since the output of the BPD can be either +1 or -1, the feedback clock
period rate of change is limited to NKTα per clock cycle. This indicates that
5.2 Reference Clock Modulation Tolerance 69
0 1 2 3 4
x 10−5
4.76
4.77
4.78
4.79
4.8
4.81
4.82
4.83
4.84 x 10
9
Time [s]
D
CO
 F
re
qu
en
cy
 [H
z]
Figure 5.3: Output clock frequency vs. time during locking transient (BBPLL
parameters are reported in the text).
the BBPLL has an intrinsic limited capability of tracking a reference clock whose
period is changing. If the rate of change of the reference frequency is bigger than
this limit the BBPLL will go into slew rate limitation, losing its lock condition.
Figure 5.4 shows the result of a simulation, where the reference clock frequency
has been sinusoidally modulated and the modulation frequency is constantly
increased (from 300kHz to 500kHz). The BBPLL can track up to a given slope,
after that it loses lock. The BBPLL parameters are the same as for figure 5.3.
To derive this limit consider figure 5.5. Without loss of generality, assume
that the reference clock is increasing its period (decreasing frequency). As a
starting point the k-th iterate is taken, when the reference clock is slightly
leading the feedback clock (tr,k = t
−
d,k). The next rising edge of the feedback
clock (td,k+1) will be on the left of the rising edge of the reference for two
reasons: first the period of the reference is increasing, second the effect of the
bang bang control will shorten the period of the feedback clock itself. As a
condition for the BBPLL to remain locked, the k+2-th feedback clock rising edge
must have compensated for the accumulated time difference and find itself again
lagging the reference edge. Thus the condition for the BBPLL not to lose lock is
td,k+2 > tr,k+2. Since tr,k+2 = tr,k + Tr,k + Tr,k+1, td,k+2 = td,k + Td,k + Td,k+1,
Td,k = NTv0 +NKT (−β +αψk−D) and Td,k+1 = NTv0 +NKT (β +αψk−D+1),
the lock condition can be written as:
2NTv0 +NαKT (ψk−D + ψk−D+1) > Tr,k + Tr,k+1 (5.5)
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Figure 5.4: BBPLL losing lock due to the too high input frequency modulation:
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parameters are the same as for figure 5.3.
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We have to assume that the BBPLL is coming from a situation where it is
already locked so that the existing value of ψ is such that the feedback clock
has tracked the latest reference clock edges:
NTv0 +NαKTψk−D+1 = Tr,k−1 (5.6)
NTv0 +NαKTψk−D = Tr,k (5.7)
Combining these equations into (5.5):
NαKT (ψk−D+1 + ψk−D−1) > Tr,k+1 − Tr,k−1
Since the rate of change of ψ is 1 per clock cycle, the condition for the BBPLL
to stay locked is:
NαKT > max
k
|Tr,k+1 − Tr,k| (5.8)
If the maximum frequency step on the reference clock is below the bang-
bang frequency step (NβKT /T
2
r0 = βKF /N), then the modulation is tracked
independently of the modulation frequency. Indeed, in this case indeed the
output of integral path of the BBPLL stays almost constant and the BBPLL
tracks the input acting like a ∆Σ modulator of first order [34].
As an example of application, consider the important case of a sinusoidally
modulated reference frequency Fr:
Fr(t) = Fr0 +Amod sin(ωmodt) (5.9)
where Amod is the modulation amplitude and ωmod is the modulation angu-
lar frequency. The maximum frequency step in one reference clock cycle is
maxt[F
′
r(t)]Tr0 = AmodωmodTr0. If the frequency step is much smaller than Fr0
then the maximum period change per clock cycle is:
max
k
|Tr,k+1 − Tr,k| = AmodωmodTr0
F 2r0
and substituting in (5.8) and using the relationship KT = KF /F
2
v0:
Amod <
αKFFr0
ωmodN
. (5.10)
This condition agrees with the result of [34] found with other methods.
In conclusion, the maximum frequency amplitude that the BBPLL can track
is directly proportional to the integral path constant α and inversely propor-
tional to the modulation frequency.
Figure 5.6 illustrates the amplitude modulation tolerance limit versus mod-
ulation frequency.
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Figure 5.6: Tolerance limit for a sinusoidal frequency modulation of the refer-
ence clock (Amod is the modulation amplitude, ωmod is the modulation radian
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The analytical result has been validated with Matlab simulations. Figure 5.7
shows the result in the case of a Type II BBPLL having the same parameters
as the example of the locking transient, except for α = 2−12 and β = 2−7. For
each modulation frequency fmod several simulations of the nonlinear map are
performed for different values of the relative modulation amplitude Amod/Fr0
starting from 10−5. For each simulation the output of the BPD  is checked. If
 changes its value at least once every 10 clock cycles the BBPLL is considered
locked and the point indicated with a circle, otherwise the BBPLL is considered
already slewing and the point indicated with a cross. The solid lines represent
the analytical limits derived above. The agreement between simulation and
theory is very good.
5.3 Generated Phase Noise and Jitter
As already mentioned in chapter 3, in the presence of internal and external noise
sources, the nonlinear analysis can not be used to compute the output jitter of
the Type II BBPLL. The linearized model of the BBPLL has been derived in
chapter 4 and will be used in this section to obtain analytical expressions for
the output phase noise and the jitter of the BBPLL.
In figure 5.8 the simplified model is illustrated again with some modifications.
First of all, all quantities are now considered as difference to their nominal
values. Therefore, the addition of the output clock nominal period Tv0 has been
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Figure 5.9: Nonlinear and linearized models of the BPD
removed. Additionally, the internal and external noise sources are included. In
particular tr is the jitter on the reference clock, tdco is the jitter on the DCO
output produced by the DCO itself and tbpd is the equivalent input referred
jitter due to the quantization noise of the BPD. The blocks necessary to convert
the phase noise into timing jitter are also shown.
An expression for tbpd can be derived by considering figure 5.9, where the
nonlinear and the linearized models for the BPD are reported. By equating
the outputs of the two models, the equivalent jitter which must be artificially
introduced at the input in order to emulate the quantization effect of the BPD
is:
tbpd
4
=
sgn(∆t)
Kbpd
−∆t (5.11)
The DCO noise is modeled by the path from tdco to the adder after the loop
filter. The DCO timing jitter tdco defined on Z(Tr0/N) is converted into period
jitter Tdco by the differentiation 1− z-. In order to be able to transfer Tdco in
the Z(Tr0) domain a decimation with factor N is needed. However a decimation
alone would only take one of N DCO periods so that the information present of
the other N − 1 periods would be lost. To have a more accurate approach the
average over N periods is calculated (using the block (1 − z−N )/(1 − z-)/N)
and then decimated with factor N . The result T dco represents the DCO period
jitter averaged on N periods.
Starting from the model in figure 5.8 it is straightforward to calculate the
transfer functions from each noise injection point to the output tv and then com-
pute the resulting phase noise power spectral density (PSD) and the standard
deviation (rms value) of the jitter.
To derive usable analytical expressions, tr and T dco are assumed to be white
gaussian discrete time random processes with zero mean. Regarding T dco this
assumption leads to a DCO output phase noise having a 1/f 2 characteristic
(coming from the integration of white period noise), which agrees with the
reality, if flicker noise in the DCO can be neglected.
Before starting with the mathematics a small explanation of the notation
used is needed. Ha,b(z) is the z-domain transfer function from signal a to sig-
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nal b and ha,b(k) is the corresponding impulse response (k = 0, 1, . . .). Time
reversal is indicated with h−a,b(k)
4
= ha,b(−k). Given a discrete time wide
sense stationary random process x(k), its autocorrelation will be indicated with
Rx(m)
4
= E[x(k +m)x(k)∗] and its standard deviation with σx. If the process
x has zero mean then the variance σ2x = Rx(0).
5.3.1 Expression for Sφbpd
To calculate the PSD of the phase noise at the BBPLL output, an estimation
for the PSD of tbpd is needed.
Roughly speaking, if the reference clock jitter is small compared to the bang-
bang quantization step of the feedback clock NβKT , the BBPLL behaves like a
first order ∆Σ modulator having a one bit quantizer with step 2NβKT . There-
fore it is reasonable to expect tbpd to resemble an almost white process with
uniform distribution and variance σ2tbpd = (NβKT )
2/3. However it is also true
that if the input jitter is very small, tbpd loops through NβKT , 0, −NβKT , 0
and so on, so that σ2tbpd = (NβKT )
2/2.
If the input jitter increases, however, it has to be expected that the ∆Σ loop
will be overloaded and that the equivalent jitter tbpd will also increase.
In order to find out how the quantity σ2tbpd behaves simulations of the non-
linear map 3.24 have been performed. In 3.24, x0 represents the reference clock
period deviation from its nominal value and has been appropriately modeled to
emulate a white input jitter with different amplitudes. The value tbpd has been
calculated according to 5.11.
In figure 5.10, the simulated value of σtbpd is reported for several values of
reference jitter σtr . Several useful pieces of information can be extracted from
this simulation. First of all, for σtr > 0.5NβKT the jitter introduced by the
BPD has a standard deviation which is roughly 3/4 of the standard deviation of
the input jitter. For σtr < 0.5NβKT the BPD jitter levels off around the value
corresponding roughly to a uniform distribution, while for a very small input
jitter σtbpd increases slightly as pointed out above.
Figure 5.11 shows the absolute value of the autocorrelation coefficient of tbpd
, ρtbpd(m)
4
= Rtbpd(m)/σ
2
tbpd
. This result demonstrates that for σtr ≥ 0.5NβKT ,
tbpd is actually a white process.
Figure 5.12 shows the absolute value of the crosscorrelation coefficient of tbpd
and tr, ρtbpd,tr (m)
4
= Rtbpd,tr (m)/(σtbpdσtr ). The results show that for σtr >
0.5NβKT the two processes are already almost completely uncorrelated. This
is a very important result, since it allows the application of the superposition
principle in order to compute the PSD of the output phase noise.
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Figure 5.10: Simulation results for σtbpd/(NβKT ) (circles) for different in-
put jitter. The standard deviation of a uniform distribution and the input
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Figure 5.11: Simulation results of the autocorrelation coefficient of tbpd.
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Figure 5.12: Simulation results of the crosscorrelation coefficient of tbpd and tr.
The value
σtr = 0.5NβKT (5.12)
can then be considered as a threshold value, above which the BBPLL can be
correctly described by a linearized equivalent system. Below this value the
dynamics is mainly nonlinear and the jitter output of the BBPLL has to be
determined by investigating the nonlinear map, maybe with the help of Markov
chains.
5.3.2 Output Phase Noise Power Spectral Density
At this point the noise analysis of the BBPLL is straightforward. Define φr, φbpd
and φdco as the phase noises produced by the reference, the BPD and the DCO
respectively, and φv as the phase noise at the BBPLL output. The frequency
domain PSD of the output phase noise can be obtained as superposition of the
contributions of the different noise sources:
Sφv (f) = |Hφr,φv (f)|2 ·
(
Sφr (f) + Sφbpd(f)
)
+ |Hφdco,φv (f)|2 · Sφdco(f) (5.13)
The transfer functions can be calculated by inspection of figure 5.8. After some
algebra:
Hφr,φv (f) =
K[βz−θ(1− z−N ) + αz−DN ]
(1− z−N )2 +Kz−N [βz−θ(1− z−N ) + αz−DN ]
(
1− z−N
1− z−1
)2
(1− a) z-
N(1− a z-)
(5.14)
and:
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Hφdco,φv (f) =
(1− z−N )2
(1− z−N )2 +Kz−N [βz−θ(1− z−N ) + αz−DN ]
(
1− z−N
1− z−1
)2
(1− a) z-
N2(1− a z-)
(5.15)
where K = KbpdKTN . In both 5.14 and 5.15 z
- = exp(−j2pifTr0/N). If more
accuracy is needed the constant K can be replaced by KbpdKT (N − a+ a z-).
From the discussions in the section 5.3.1, the PSD of the phase noise produced
by the BPD can be defined as:
Sφbpd(f) = max
{
4pi2
3Tr0
(NβKT )
2,
9
16
· Sφr (f)
}
(5.16)
Equations 4.15, 5.13, 5.14, 5.15 and 5.16, together with the specification of
the reference clock and DCO phase noises PSDs allow the calculation of the
phase noise at the output of the BBPLL.
Example
As an example, figure 5.13 shows the transfer functionsHφr,φv (f) andHφdco,φv (f)
for the case of a BBPLL with the following parameters: Tr0 = 1/(91.6 MHz),
Sφr (f)= -143 dBc/Hz, α = 2
−9, β = 2−7, D = 1.5, KT = 5.8 ps, Sφdco(f) =
10−11.51012/f2, N=24, θ = 0 and a = 0.
In figure 5.14 the phase noise PSD at the BBPLL is shown, together with
the contributions of the single noise sources.
5.3.3 Validation via VHDL Simulation
In order to validate the expressions for the phase noise output obtained from the
linearized theory, the results of the VHDL model are compared to the analytical
expression 5.13. The parameters of the BBPLL are Tr0 = 1/(200 MHz), σtr=
4ps, D = 1.5, KT = 4.3 ps, Sφdco(f) = 10
−11.51012/f2, N=24, θ = 0 and
a = 0. The linearized gain of the BPD corresponding to this input jitter is
Kbpd = 1.4 ·1011. Five check points (CP) have been selected for the simulations,
corresponding to different values of Kα and Kβ, reported in Table 5.1.
The first four check points satisfy the condition 5.12 for the validity of the
linearized theory, while the fifth one does not. The results of the simulations
are reported in figures 5.15, 5.16, 5.17, 5.18 and 5.19. It can be seen that the
agreement between theory and simulation is very good for the first four check
points, while for the fifth one there is already a remarkable difference, meaning
that in this case the dynamics of the BBPLL determines the output phase noise
in a nonlinear way.
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Figure 5.13: BBPLL phase noise transfer functions: Hφr,φv (f) (solid) and
Hφdco,φv (f) (dashed).
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Figure 5.14: BBPLL output phase noise PSD and contributions: total (solid),
Reference (dashed), BPD (dashdotted), DCO (dotted).
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Check Points Kα Kβ
CP1 10−3 0.9
CP2 10−3 4 · 10−2
CP3 3 · 10−2 10−1
CP4 7 · 10−2 0.9
CP5 10−2 4
Table 5.1: Check points parameters.
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Figure 5.15: Comparison Theory vs. VHDL Simulation for check point 1.
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Figure 5.16: Comparison Theory vs. VHDL Simulation for check point 2.
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Figure 5.17: Comparison Theory vs. VHDL Simulation for check point 3.
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Figure 5.18: Comparison Theory vs. VHDL Simulation for check point 4.
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Figure 5.19: Comparison Theory vs. VHDL Simulation for check point 5.
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5.3.4 Standard Deviation of Output Jitter
It is interesting to derive an analytic approximation of the BBPLL output jitter
as a function of the input jitter. Assuming a white input jitter with variance
σ2tr , its PSD is:
Str (f) = Tr0 · σ2tr
and from the discussion above we can assume also:
Stbpd(f) =
9
16
Str (f).
The variance of the output jitter can be obtained as the integral of the output
jitter PSD:
σ2tv =
∫ Fv0/2
−Fv0/2
|Htr,tv (f)|2
(
Str (f) + Stbpd
)
df
resulting in:
σ2tv =
25
16
Tr0σ
2
tr
∫ Fv0/2
−Fv0/2
|Htr,tv (f)|2df. (5.17)
Using Parseval’s theorem:
∫ Fv0/2
−Fv0/2
|Htr,tv (f)|2df ≈
∫ Fr0/2
−Fr0/2
|Htr,td(f)|2df = Fr0
∑
k
h2tr,tv (k).
Since from inspection of figure 5.8, Htr,tv = Hφr,φv/N it follows that htr,tv (k) ≈
Kβ(1−Kβ)k if the effect of the sinc2N is neglected and α = 0 After some algebra:
σ2tv =
25
16
σ2tr
Kβ
2−Kβ (5.18)
Substituting K = KbpdKTN in 5.18 and using the approximation Kbpd ≈
2/(
√
2piσtr ) (see equation 4.15), we obtain:
σ2tv =
25
16
σ2trNβKT√
2piσtr −NβKT
. (5.19)
If the input jitter is large enough (
√
2piσtr  NβKT ) equation 5.19 can be
rephrased as:
σtv
NβKT
=
5
4 4
√
2pi
·
√
σtr
NβKT
. (5.20)
From this expression it can be seen that if the input jitter is larger than the
minimum quantization step of the BBPLL, the output rms jitter grows linearly
with the square root of the input rms jitter. It is interesting to note that in
a linear PLL the ouput jitter is linearly proportional to the input jitter. The
proportionality constant analytically derived here 5/(4 4
√
2pi) ≈ 0.78 agrees with
the empirical value of 0.7 in [34] found by performing extensive simulations.
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5.4 Bandwidth and Peaking
For the target application, the transfer function from the phase noise on the
reference clock to the phase noise on the output clock is of great importance. In
particular, two parameters, namely the bandwidth and the peaking must satisfy
strict requirements. The bandwidth f3dB (ω3dB) is defined as the (radian)
frequency at which the absolute value of the transfer function is 3dB lower than
its value at frequency zero. The peaking ρ is defined as the maximum of the
absolute value of the transfer function divided by its value at frequency zero and
is usually expressed in dB. If Hφr,φv (ω) is the input output transfer function,
the two parameters are defined by:
|Hφr,φv (ω3dB)|
4
=
|Hφr,φv (0)|√
2
, ρ
4
= 20 · log10
(
maxω|Hφr,φv (ω)|
|Hφr,φv (0)|
)
The parameters can be derived numerically by use of the expression 5.14 for
each specific configuration of BBPLL parameters. However it is useful to derive
analytical expression for these quantities, in order to achieve more insight into
the BBPLL characteristics.
For frequencies ω much smaller than the reference frequency, exp(−jωTr0)
can be approximated by 1 − jωTr0, so that after some algebra, the absolute
value of the transfer function 5.14 can be approximated by:
|Hφr,φv (ω)| = N
K[α+ jωTr0(β − αD)]
(jωTr0)2 +K[α+ jωTr0(β − αD)]
∣∣∣∣sincN (ωTr02pi )
∣∣∣∣
2
(5.21)
where we used the definition [51]:
sincN (x)
4
=
1
N
sin(pix)
sin(pix/N)
The first zero of sincN (
ωTr0
2pi ) occurs at the reference frequency, therefore
the effect of the sinc2N in 5.21 is that of reducing the amplitude of the transfer
function close to the reference frequency.
Since we are interested in the behavior at small frequencies, for a first order
approximation we can neglect the effect of the sinc2N . The transfer function can
then be approximated as:
|Hφr,φv (ω)| = N
K[α+ jωTr0(β − αD)]
(jωTr0)2 +K[α+ jωTr0(β − αD)] (5.22)
and is characterized by the presence of a zero and of two poles (see figure 5.13).
Using 5.22, analytical expressions can be derived for the bandwidth and the
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peaking. Defining ξ
4
=
√
Kα(β/α−D) we find:
ω23dB =
Kα
T 2r0
(
1 + ξ
2
2 +
√(
1 + ξ
2
2
)2
+ 1
)
ρ = 10 · log10
(
ξ4
ξ4−2ξ2+2
√
1+2ξ2−2
) (5.23)
.
If α β two useful approximate expressions for 5.23 can be found:
ω23dB = (K
2β2 + 2Kα)/T 2r0
ρ = 10 · log10
(
1 + 2Kα(Kβ−KαD)2
) (5.24)
It can be seen that the bandwidth of the BBPLL depends mainly on the value
of Kβ, so that in order to achieve large bandwidths β can be increased. If α
can be neglected the bandwidth initially grows linearly with β, but then it will
be limited by the effect of the sinc2N .
As far as peaking is concerned, for very small α the BBPLL does not
show peaking and if β  αD the peaking is constant for constant values of
K2β2/(Kα).
5.5 Parameter Design Space for the Target Ap-
plication
The requirements of the BBPLL for the target application can be summarized
in 4 points: low output jitter, high bandwidth (anyway comprised between a
minimum and a maximum value), low peaking and tolerance of the frequency
modulation present of the reference clock. The parameters which are available
to the designer in order to meet the specifications are substantially 3 :α, β and
KT , since N is fixed by application and the loop filter latency D only worsens
the performance, so that it must be kept to a minimum.
From the previous sections it is evident that some of these requirements are
conflicting. For example, in order to achieve low jitter, the value of β should
be made as small as possible (see 5.18), but this endangers the stability of the
BBPLL if α is kept constant (see 3.28) and also reduces the bandwidth (see first
of 5.24). Conversely, the high bandwidth could be achieved with high values
of β deteriorating the output jitter. On the other hand, α cannot be smaller
than a given value, otherwise the BBPLL cannot track the input modulation
any longer (see 5.10) and cannot be too high otherwise the BBPLL will have
more peaking (see second of 5.24) and eventually be unstable (again 3.28). This
situation is depicted in figure 5.20, where the various tradeoffs on the parameter
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Figure 5.20: Parameter design space with tradeoffs.
space (β, α) are shown ( also the locking time trend is reported, although this
is not a target specification).
Therefore, it makes sense to investigate in detail if there is a non-empty
region in the parameter space (β, α), where all requirements of the target ap-
plication can be met.
The bandwidth and the peaking can be obtained from the transfer function
formula 5.14. Note that the transfer function (and thus also bandwidth and
peaking) does not depend on α,β and K independently, rather it depends on
the products Kα and Kβ. Therefore it makes sense to use Kα and Kβ as axes
of the parameter design space, instead of α and β.
Instead of the output jitter, it is more practical to plot the ratio between
the standard deviations of the output and of the input jitter. Indeed from 5.17
using the fact that:
Htr,tv (f) =
2pi
Tr0
·Hφr,φv (f) ·
Tr0
2piN
the jitter variances ratio is:
σ2tv
σ2tr
=
25Tr0
16N2
∫ Fv0/2
−Fv0/2
|Hφr,φv (f)|2df.
which again depends only on Kα and Kβ.
Also the stability condition 3.28 can be expressed as ratio of Kα and Kβ.
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Figure 5.21: Parameter design space of the BBPLL (Fr0=200MHz, N=24,
D=1.5, a=0, θ=0, ωmod = 2pi33kHz and Amod = 0.25% · Fr0). The modu-
lation tolerance curves are plotted for σtr = 1ps to 5ps (thicker line refers to
4ps). The locking time curves are plotted for σtr = 4ps. The check points 1 to
4 of the validation simulation vs. theory are reported. Check point 5 is out of
scale.
The only specification of interest which can not be expressed in terms of
only Kα or Kβ is the reference modulation tolerance. Indeed equation 5.10 can
be rewritten as:
Kα > AmodωmodT
3
r0Kbpd
so that the minimum allowed value of Kα will change with the input jitter, due
to the dependency from Kbpd.
Using a Matlab script, the parameter design space has been explored for a
BBPLL having the following parameters corresponding to the target application:
Fr0=200MHz, N=24, D=1.5, a=0, θ=0, ωmod = 2pi33kHz and Amod = 0.25% ·
Fr0.
Figure 5.21 illustrates the result in form of a superposition of isolines for
88 Performance Analysis
each parameter of interest.
The requirements of the target application have been represented by thicker
lines, in particular the bandwidth range goes from 11MHz to 33MHz, peaking
smaller than 3dB and for the modulation tolerance limit a value of 4ps for the
sigma input jitter has been chosen. The crosses indicates the check points used
for the validation of the linearized model versus VHDL simulation in section
5.3.3. Several considerations on the design of the BBPLL can be extracted from
this plot.
As foreseen by the qualitative discussion above, the major limitations for
the parameter Kβ come from the bandwidth requirements, while Kα is mainly
limited by the modulation tolerance on the lower end and by the peaking on
the upper end. Stability does not play a significant role.
There exists a non empty area where the specifications on bandwidth, peak-
ing and modulation tolerance can be all met. However, within this area the
value of the sigma output jitter is constrained to be at least 0.5 times the sigma
input jitter. Thus, for a 4ps sigma input jitter the sigma output jitter cannot
be smaller than 2ps.
It is interesting to note that, if bandwidth is not a requirement, there exists
an optimum value of Kβ which minimizes the output to input jitter ratio given
a fixed Kα, and this optimum corresponds to a transfer function having 3dB
peaking. For Kβ values above the optimum value, the jitter increases due to
the higher frequency granularity, while below the optimum value it increases
because the dynamics are closer to the instability.
For completeness, the locking time is also reported in the picture for the case
of 4ps sigma input jitter.
It must be remembered that this analysis is only valid if the BBPLL can be
linearized. Therefore the sigma input jitter σtr must be at least 0.5NβKT (see
5.12), meaning that the parameter design space can be used for Kβ < 2/
√
pi ≈
1.12. Fortunately the area of interest for the target application is contained in
the valid region.
5.6 Transfer Function Stabilization
Since the BPD gain Kbpd depends on the value of the reference clock jitter, it
is evident that the input output transfer function of the BBPLL and hence the
properties depending upon it (like bandwidth, peaking and the ratio input to
output jitter), change with the input jitter as well.
This can be unsatisfactory for some applications. Indeed the statistical prop-
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Figure 5.22: Shift of the BBPLL working point in the parameter design space
due to increased input jitter (A) and to compensation of loop filter constants
(B)
erties of the reference clock are typically not known a priori and, anyway, it
is desirable for the synthesizer to show the same transfer function for a wide
range of possible input clock generators (ranging from crystal oscillators to other
synthesizers). Besides, specifically to the target application, it would be highly
undesirable if the bandwidth of the BBPLL suddenly fell out of specification
because of a change in reference jitter occurring during normal operation. This
scenario is depicted in figure 5.22, where the solid lines represent the limits for
bandwidth, peaking and modulation tolerance. Assume that the loop filter con-
stants have been dimensioned to achieve a given transfer function for a certain
nominal input jitter, so that the BBPLL finds itself at point (K1α1,K1β1) in
the parameter design space. If now the input jitter increases for any reason,
the value of Kbpd will decrease. The gain constant K will change its value
from K1 to K2 < K1 and the point on the parameter design space will move
to (K2α1,K2β1), where the specifications for the minimum bandwidth are not
met any more.
It is clear that this variation has to be compensated for in order to bring the
point back into the allowed region. As the only parameters which the designer
has at his disposal are the loop filter constants, new values α2 and β2 have to be
programmed so that the BBPLL moves to the point (K2α2,K2β2), back within
specification.
The key point for the transfer function compensation is to monitor the value
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of the loop constant K.
Several techniques have already been proposed to compensate the bandwidth
of bang-bang based synthesizers or clock and data recovery circuits. As the
simplest approach, increasing the number of quantization steps in the BPD
can be considered [35]. It can be proven that in this case if the input jitter
increases the effective BPD gain converges to an asymptotic value, which is
then independent from the jitter itself. This method can be employed if the
input jitter is big enough. Indeed, for low input jitter this method reduces itself
again to the standard single bit output BPD, not solving the problem at all.
A second approach is implementing an adaptive method to control the charge
pump current in charge pumped based synthesizers [52]. If the charge pump
current is scaled proportionally to the standard deviation of the input jitter,
then the effective gain of the BPD is constant. To measure the jitter amplitude,
a dead-zone width controller can be implemented, which counts the total edge
transitions. A ratio of counts inside and outside the dead zone sets the digitally
controlled charge-pump current.
A third method is to adjust the sampling point [53]. Since the effective
BPD gain is proportional to the jitter pdf around the locking point, it can be
maintained constant if the sampling point is adaptively controlled according to
the input jitter distribution.
Generally these methods require very accurate analog circuitry and they
aim at determining only the value of the BPD gain, not the value of the overall
gain K = KbpdNKT . A method to monitor the DCO gain KT should then be
additionally implemented.
Here a different fully digital method is proposed which aims at determining
directly the overall gain K. This method is based on the correlation analysis
procedure used in system identification for the non parametric estimation of
impulse responses of a linear system [54]. With reference to figure 5.23, assume
a system having as input the discrete time signal r and as output the signal 
and unknown impulse response h. Consider also the presence of a disturbance
input w.
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The signal  can be expressed as:
k =
+∞∑
n=0
hˆnr(k − n) + νk
where ν is the contribution of the disturbance w to the output and hˆ is the
estimation of the impulse response. By computing the correlation function
between  and r:
Rr(m) =
+∞∑
n=0
hˆnRr(m− n) +Rνr(m).
If the signal r is a zero mean white noise process and ν can be assumed orthog-
onal to r then Rr(m− n) = δm−n · σ2r and:
hˆm =
Rr(m)
σ2r
(5.25)
The equation above provides a formula to estimate the impulse response hˆ
starting from the correlation between input and output signals of the system.
It can be proved that 5.25 is also the least squares estimator. Indeed, defining
the mean squared error Q:
Q
4
= E

(k − +∞∑
n=0
hˆnrk−n − νk
)2
after some algebra:
Q = σ2 +E

(+∞∑
n=0
hˆnrk−n
)2+σ2ν−2 +∞∑
n=0
hˆnRr(n)−2Rν(0)+2
+∞∑
n=0
hˆnRνr(n)
(5.26)
where the last term can be set to zero under the assumption of ν orthogonal to
r. The condition for the minimization of the mean square error can be written
as:
∂Q
∂hm
= 0 ∀hm
and by differentiating 5.26:
E
[
2
(
+∞∑
n=0
hˆnrk−n
)
rk−m
]
− 2Rr(m) = 0
which solved gives as result 5.25. The autocorrelation Rr and the variance
σ2r can be estimated from a finite sequence of N samples using the traditional
formulas:
Rˆr(m) =
1
N
N∑
n=1
nrn−m
92 Performance Analysis
 
clock
reference
BPD
estimation of K
r = {±1}
 = {±1}
update α and β
LUT
digital filter
CROSSCORRELATOR
digital delay
z−Dγγ
gate delay
w
ψ
LOOP FILTER
β
α
dco clock
1:N
Dividerfeedback clock
z−D
DCO
z−1
Figure 5.24: Block diagram of Type II BBPLL with cross correlator for transfer
function stabilization
and:
σˆ2r =
1
N
N∑
n=1
r2n
This method has the advantage that it can compensate a low signal to noise
ratio by using longer measurement sequences.
Figure 5.24 illustrates how to apply the correlation analysis to the BBPLL. A
digital single bit random signal r is multiplied by a constant γ possibly delayed
by Dγ clock cycles and summed to the loop filter output. The output of the
BPD  is monitored and cross-correlated with the input r in order to obtain the
estimation of the impulse response and of the K factor in particular. After K
has been estimated a look up table (LUT) is used to determine the new values
for α and β.
The transfer function from r to  is:
Hr,(z) =
−γz−Dγ z-(1− z-)K
(1− z-)2 +K z-[β(1− z-) + αz−D] (5.27)
The BBPLL being a causal system, the impulse response hr,(m) is zero for
m ≤ Dγ and its first non zero sample is:
hr,(Dγ + 1) = lim
z→+∞
zDγ+1Hr,(z) = −γK
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so that the gain constant K can be estimated as:
K = −hr,(Dγ + 1)
γ
and using 5.25 finally:
K = − 1
γ
Rˆ,r(Dγ + 1)
σˆ2r
.
It is interesting to note that the noise ν disturbing the estimation of K
(see figure 5.23) is actually coming from the normal operation of the BBPLL,
including thermal noise as well as quantization noise from the BPD.
The choice of the constant γ has to be done such that the random noise in-
troduced by the signal r does not degrade significantly the jitter performance of
the BBPLL itself. The signal r can be derived from an on chip PRBS generator.
This concept has been validated with the VHDL model. As PRBS generator
a maximum length linear feedback shift register with Fibonacci implementation
has been used [55]. The taps have been taken from registers 20 and 17, producing
a random sequence length of 220 − 1 samples, which is normally sufficient for
most applications. The parameters of the BBPLL are: Tr=1/200MHz, N = 24,
Tv0 = Tr/N=1/4800MHz, α = 2
−9, β = 2−5, γ = 2−7 , D = 2, Dγ = 0,
KT = 100MHz/(4800MHz)
2 and rms input jitter =4ps. Those values lead to
a value of K = 14.5. Figures 5.25 and 5.26 show the results of the VHDL
simulation where the impulse response has been estimated using correlation
over 200 sequences consisting of 214 and 216 samples each respectively (the data
processing has been implemented with Matlab).
The circles represent the estimation, while the solid line is the analytical
impulse response obtained from 5.27. Clearly the concept works well and it
can be see that the longer the sequence, the more accurate the result of the
estimation. In both cases the average value of the estimation is -0.119, which is
very close to the theoretical value of -0.122. For 214 samples the sigma value of
the estimation −γK is 0.0077 (6% relative error), while for 216 the sigma goes
down to 0.0037 (3% relative error).
Simulations showed that using γ = β/4 causes no appreciable degradation
of the phase noise at the output of the BBPLL.
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Figure 5.25: Impulse response estimated on 214 samples with correlation analysis
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Chapter 6
Implementation of a
prototype low-jitter BBPLL
In this chapter the implementation of a prototype BBPLL will be reviewed from a
design perspective. After introducing the block diagram, we will go into details of
the implementation of the binary phase detector, of the digitaly controlled oscillator
and of the fast dividers. At the end the layout will be shown. The work presented
in this chapter has been published in [56].
6.1 Block Diagram of the Implemented BBPLL
A prototype of the Type II BBPLL has been designed and fully integrated in a
130nm digital CMOS technology with 6 metal layers. The block diagram of the
implemented BBPLL is shown in figure 6.1.
The Binary Phase Detector (BPD) samples the reference signal (Fref) using
the feedback clock (Fdiv) as the sampling clock. The output of the BPD is
a single bit digital signal having numeric value +1 if the rising edge of Fref
leads that of Fdiv and -1 otherwise. This bit stream is fed to the digital loop
filter (DLF), which consists of proportional and integral paths. The output of
the DLF controls directly the frequency of a digitally controlled LC oscillator
(DCO) without need of a digital to analog converter. The DCO output signal
is divided by a feedback divider (FBD) and the feedback clock is then used as
the sampling clock for the BPD and as the timing clock for the DLF.
For faster frequency acquisition an Up-Down Counter (UDC) triggered by
the falling edges of Fref and Fdiv compares the instantaneous frequency of the
reference and feedback clocks. Its output properly scaled by the constant Kud
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is resynchronized in the loop filter with the rising edge of Fdiv and added to the
integral path. It must be noted that without the UDC the BBPLL will not be
able to lock, unless the freerunning frequency of the DCO is very close to the
target value.
In order to compensate for process variations of the DCO center frequency,
the total DCO tuning range is divided into 16 equally spaced tuning curves by
means of binary-weighted varactors. The inductance of the coil in the DCO can
be programmed with two bits in order to cover three different frequency bands
(2.2GHz, 3.4GHz and 4.6GHz). In order to be able to test the DCO separately
a multiplexer has been introduced before the digital input of the DCO itself.
In this way the DCO output frequency can be programmed externally and
important properties like the DCO tuning range and its tuning curves can be
easily measured. The PLL also includes a BIAS stage to generate the currents
needed for the DCO and CML prescalers and a JTAG interface for easy test of
the module.
In the following sections the most important building blocks of the BBPLL
will be analyzed in more detail, namely the binary phase detector, the digital
loop filter, the digitally controlled LC oscillator and the high speed dividers.
6.2 Binary Phase Detector
The function of the BPD is to sample the reference clock at the rising edges of
the feedback clock. Although this function is quite simple some care has to be
taken in the design. Indeed any master-slave register has a tendency to exhibit
memory effect in the sampling process. With reference to figure 6.2, assume
that the rising edge of the feedback clock (occurring at time td) is leading by far
the rising edge of the reference clock (assumed to be fixed at time zero in this
example). In this case the sampled output of the register is low. Now assume
that the feedback clock edge shifts right gradually past the reference clock edge.
Neglecting the effect of thermal noise, when td reaches some threshold value
td01, the output of the register will switch to high. Due to the memory effect, if
the feedback edge now shifts back in the opposite direction the transition from
high to low will not happen at td = td01 but rather at a td = td01 − ∆thys,
with ∆thys > 0. This phenomenon introduces a hysteresis in the BPD transfer
characteristic, thus influencing negatively the final jitter performance of the
BBPLL.
Figure 6.3 illustrates a first example of a simple register with a fully dif-
ferential master-slave structure. The differential structure has been used to
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Figure 6.2: Hysteresis in the BPD transfer function.
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Figure 6.3: First example of sampling register.
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reduce the sensitivity of the circuit to common mode noise. The master and
slave latches are identical and are made out of two cross-coupled inverters,
whose connection to the power supplies is activated only when the latch is in
hold mode. The data inputs D[1] and D[2] are coupled to the master latch via
transmission gates. The clock inputs C[1] and C[2] are simply buffered with
two inverters. Although the structure is fully differential, after the information
about the phase difference has been quantized into digital information, only one
of the outputs can be used to feed the digital loop filter.
To evaluate the hysteresis of the register, analog simulations under nominal
conditions (1.5V supply, 25◦C temperature and nominal technology parameters)
have been performed. The transition instant of the data input has been kept
contant and the rising edge of the clock has been shifted past the data transition
first in one direction and then in the other. For each relative position of data
and clock a set of transient simulations have been done with a special option
which enables the simulator to simulate also the thermal noise of the transistor.
From the results of each set of simulations we evaluated the probability that,
for that given time difference between clock and data, the output of the register
is a logical high. The results are shown in figure 6.4, where the x-axis is the
time difference between clock and data and the y-axis is the probability that the
output of the register in high. It can be clearly seen that there is an hysteresis
of more than 120ps.
In order to reduce the hysteresis a non-overlapping clock generator is used
to deliver the sampling clocks for the latches (see figure 6.5. In this way the
slave latch is activated with some delay with respect to the master latch, when
the output of the latter one has already reached an amplitude which can hardly
be affected by the inevitable kickback from the slave to the master. Simulations
show that with this architecture the hysteresis has been reduced to about 4ps
(see figure 6.6). Although this value is quite good, it is not yet sufficient to
achieve a sub-picosecond jitter performance at the output of the BBPLL.
To reduce the hysteresis further the effect of the kickback from the slave to
the master has to be reduced. This can be done by inserting more isolation
between the two stages. Figure 6.7 shows the final version of the sampling
register, which has been used as BPD in the implementation of the BBPLL. Here
a delay has been inserted between master and slave, and, instead of transmission
gates, enabled inverters have been use to couple the signal from the master to
the slave.
Figure 6.8, shows the result of the simulation. The hysteresis has been re-
duced to about 50fs, which is enough for the application. From this same figure,
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Figure 6.4: Simulations results showing the hysteresis of the register in figure
6.3.
we can also derive the effect of the thermal noise of the BPD on the sampling
process. Indeed, the thermal noise broadens the zero-one and one-zero transi-
tion regions and therefore can be modeled as an equivalent jitter superimposed
on to the reference or on to the feedback clock. In figure 6.8 the transition has
been best fitted with a gaussian cumulative distribution function (red curves).
From these curves, the standard deviation of the equivalent superimposed jitter
can be inferred. For the structure under analysis the sigma jitter is around
200fs.
6.2.1 Digital Loop Filter
The DLF consists of proportional and integral paths. The numerical range of
the DLF integral path output is considered to go from -1 to +1. The integral
path output is 12 bits wide and represented in normalized two’s complement
arithmetic with the sequence 100000000000 representing -1 and the sequence
011111111111 representing 1− 2−11. The least significant bit has weight equal
to 2/212 = 2−11. The constants β and α can assume integer power of two values
programmable in the ranges 2−5 to 2−10 for β and 2−7 to 2−14 for α.
The integral path of the DLF is optimized for high-speed and the latency D
is equal to 1.5 clock cycles (including the DCO latch). In figure 6.1 the internal
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Figure 6.5: Example of sampling register with non overlapping clock generator.
102 Implementation of a prototype low-jitter BBPLL
0 0.2 0.4 0.6 0.8 1 1.2 1.4
x 10−11
0
0.2
0.4
0.6
0.8
1
∆ t [s]
Pr
ob
ab
ilit
y[O
utp
ut 
Le
ve
l=H
IG
H]
 
Figure 6.6: Simulations results showing the hysteresis of the register in figure
6.5.
structure of the DLF is visible. Some of the registers of the DLF work with the
falling edge of the clock in order to reduce the overall latency of the filter. The
width of the busses is also reported. Although the output of the integral path
of the DLF is 12 bits wide, internally the integrator works on 15 bits, which are
then truncated. This allows scaling α down to 2−14. In this case, however, the
integrator output has to ripple up to the bit 2−11 before a change at the DLF
output is visible, meaning that the value of the integral path output can change
every 8 reference clock cycles at most. A detailed view of the bit organization
of the signals inside the loop filter is visible at the bottom part of 6.1.
Analog simulations have shown that the DLF can work for frequencies up
to 400MHz. As integrator we use an UP/DOWN counter with selectable bit0
position for scaling of α. All adders in the DLF are of Carry Look Ahead type.
The proportional path is electrically added to the integral path inside the
DCO, by digitally switching a small bank of varactors in parallel to the main
varactor array of the DCO (the details will be shown in the DCO subsection).
In this way we implement the Type II architecture of the BBPLL, where the
latency of the loop filter for the proportional path is reduced to the delay of
a few digital gates. The advantages of this solution with respect to a solution
where proportional and integral paths are added digitally inside the loop filter
(Type I BBPLL) have already been explained in section 3.6.
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Figure 6.7: Sampling register with non overlapping clock generator and master-
slave isolations stages, used as BPD.
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Figure 6.8: Simulations results showing the hysteresis of the register in figure
6.7, together with the gaussian fitting of the thermal noise(red curves).
The constant Kud for frequency acquisition can be programmed to one of
the following values 2−2, 2−4 or 2−6.
6.3 LC Digitally Controlled Oscillator
In this section the design and implementation of the digitally controlled oscilla-
tor (DCO) will be illustrated. The block diagram of the implemented DCO is
shown in 6.9. The theory of LC oscillators is well-known and a lot of literature
can be found on how to optimize the oscillator for low-noise, low-jitter and large
tuning range (see e.g. [57], [58], [59], [60], [61], [62], [63] and [64]). Since the
goal of this work is to prove the feasibility of an integrated low jitter BBPLL,
we will not go through the theory of LC oscillators, rather we will concentrate
only on the most important design aspects.
A differential structure is chosen for better rejection of common-mode ad-
ditive noise. The negative resistance is obtained using both pMOS and nMOS
transistors in cross coupled configuration for current reuse. As biasing a pMOS
current source is used. The nominal bias current is 3mA. DCO frequency vari-
ations due to process are compensated for by using binary weighted pMOS
varactors (controlled by the bus startup[3:0]) which divide the total DCO tun-
ing range into 16 tuning curves. After reset of the BBPLL a startup-circuit is
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active. This circuit holds the DLF output fixed at the center of each tuning
range and compares the reference and feedback clock frequencies to select the
tuning curve with center frequency closest to the reference. In this design pMOS
varactors are used because of their lower intrinsic flicker noise.
6.3.1 Digital Tuning Concept
In an ideal LC oscillator the frequency Fv and the period Tv of the oscillation
are a nonlinear function of the tank capacitance C:
Fv =
1
Tv
=
1
2pi
√
LC
(6.1)
In a voltage controlled LC oscillator the tuning is achieved by controlling
the value of the tank capacitance C with an analog control signal, where the
variable part of the tank capacitance is tipically implemented using p-n junction
diodes or MOS transistors (P or N) with drain and source shorted.
The concept of the digital tuning is that the capacitance of the tank is made
proportional to a digital control word. Due to the nonlinear dependence of the
output frequency from the tank capacitance, it cannot be generally assumed
that the tuning characteristic of the oscillator (Fv or Tv vs. control word) is
linear. It can be shown that the amount of nonlinearity is dependent on the
ratio of the maximum to minimum capacitance. Indeed from 6.1, the frequency
gain GF of the oscillator can be calculated as a function of the tank capacitance:
GF (C)
4
=
∂Fv
∂C
=
1
2pi
√
LC
· −1
2C
If the tank capacitance C varies between a minimum Cmin and a maximum
value Cmax, the frequency gain changes between a maximum value GFmax =
GF (Cmin) and a minimum one GFmin = GF (Cmax). Using the previous equa-
tion, the relative variation of the frequency gain is given by:
GFmax
GFmin
=
(
Cmax
Cmin
)3/2
and is only determined by the capacitance ratio. If we now consider the period
of oscillation Tv as the output variable, the same procedure as before leads to
the following expression for the period gain GT :
GT (C)
4
=
∂Tosc
∂C
= pi
√
L
C
and its relative variation is:
GTmax
GTmin
=
(
Cmax
Cmin
)1/2
.
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Figure 6.9: Block diagram of the implemented DCO
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Figure 6.10: Schematic of the cell of the varactor array
Interestingly, the linearity of the period tuning curve of the ideal LC oscillator is
much better than the linearity of the frequency tuning curve. Typically, an LC
oscillator has a tuning range of ±10%. Form 6.1 this means that Cmax ≈ 1.4 ·
Cmin and therefore the nonlinearity of the period gain KT is about
√
1.4 ≈ 20%.
In the implemented DCO, the digital control of the frequency is achieved
in the following manner. The 10 MSBs of the DLF integral path binary out-
put lf i[11:2] are converted to thermometer code by 2 separate code converters
and then latched to eliminate the output glitches due to different propagation
times of the converters. The outputs of the latches provide the row and column
information needed to control each individual cell of an array of 1024 pMOS
varactors organized as a memory array. In order to reduce the number of con-
trol lines which have to be routed to the varactor array, besides the varactors,
each cell includes a local decoder. Each cell can be individually set in high or
low capacitance state by locally decoding the row and column information and
setting the control voltage of the varactor to digital high or digital low. The
schematic of each cell of the array is shown in figure 6.10. The varactor is set
in low capacitance state (ctrl node at low) when either the signal w is high or
both r and c are high. Otherwise the varactor is in high capacitance state. The
pMOS varactors have dimensions close to the minimum allowed by the used
technology featuring a nominal gate capacitance in the on-state of 230aF.
It is clear that a small capacitance is necessary to achieve a fine frequency
granularity at the output of the DCO.
In order to enhance the frequency granularity the 2 LSBs of the integral
path lf i[1:0] control 2 binary weighted varactors with the aid of a 2 bits DAC
cell.
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Figure 6.11: Schematic of the varactor bank for the proportional control of the
DCO
To implement the proportional control, the BPD output  directly controls
a small bank of varactors connected in parallel to the bigger varactor array.
In order to be able to program the proportional constant β, a digital decoder
process the information on the bus beta sel[2:0] and selects how many varactors
in the varactor bank have to be switched in order to obtain the wanted value
for β. A more detailed schematic of this proportional varactor bank is shown in
figure 6.11.
This bank is layout matched to the array, in order to achieve an accurate
β/α ratio, critical for stability and jitter performances. Special care has to be
taken in the layout to minimize the fixed parasitic capacitance of the array.
Figure 6.12 illustrates the result of a simulation of the startup of the DCO in
worst case conditions (1.3V supply, 125◦C and slow paramaters) for the highset
frequency band. Figure 6.13 shows the reaction of the DCO output frequency
to a step in the proportional control signal . The 6 different curves corresponds
to the possible different values of β from 2−5 to 2−10. It can be seen that the
frequency of the differential output of the DCO (RF[1]-RF[2]) settles to the new
value within 3 clock cycles of the output clock. The form of the frequency step
is independent of the amplitude of the step itself, allowing the modeling of the
DCO as a linear system. From these simulations the value of the dumping
constant a can be assumed to be roughly 0.2.
6.3 LC Digitally Controlled Oscillator 109
Graph2
 TIME(s)
0.0 1n 2n 3n 4n 5n 6n 7n 8n 9n 10n
 
(V
)
−1.0
−0.5
0.0
0.5
1.0
 
(H
z)
4.88g
4.9g
4.92g
4.94g
4.96g
4.98g
5g
(V)  : TIME(s)
RF[1]−RF[2]
(Hz)  : TIME(s)
Freq(V(RF1,RF2))
Figure 6.12: Simulations results showing the DCO startup in worst case condi-
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Figure 6.13: Simulations results showing the DCO output frequency step due
to a step in the proportional control signal  for different values of β.
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Figure 6.14: Working principle (a) and layout (b) of the programmable coil
6.3.2 Programmable Coil
The frequency band of operation is set by digitally programming the inductance
of the coil via the bits bandsel[1:0].
To modify the inductance of the coil the principle described in [65] is used.
The coil can be considered as a series connection of several inductors and nMOS
switches are used to shorten some of the connections between the series induc-
tors. In this way the total effective inductance of the coil diminishes, increasing
the frequency oscillation of tthe DCO. The principle is illustrated in figure 6.14
together with the coil layout. The coil has a fully symmetrical layout with 7
windings. The two nMOS transistors (visible in figure 6.14 b as the two colored
areas on the left and on the right of the coil) are turned completely off or on to
shorten the 5th winding with the 6th and the 6th winding with the 7th, achiev-
ing triple band operation. In order not to degrade the phase noise of the DCO,
the on resistance of the nMOS switches must be much lower than the series
resistance of the coil itself. Since the serial resistance of the coil is estimated
to be 8 Ohm the two switches has been dimensioned for 0.5 Ohm on resistance
each. The big dimensions of the switches introduce parasitic capacitance to the
LC tank. However, since the coil is symmetrically layouted and the switches
are connected close to the mid tap point of the coil (where the voltage swing
is small) the deleterious effect of the parasitic capacitance is reduced. The coil
was scaled to the desired frequency ranges by iterative simulations.
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Figure 6.15: Schematic of the implemented divider by 2 in CML
6.4 High Speed Dividers
High-speed frequency dividers are one of the key elements in integrated circuits
designed for broadband communication applications. Indeed, the frequency di-
viders used to divide down the internal high-speed clock in such circuits are often
the circuits that determine the maximum operating speed. To reduce power con-
sumption and to allow smaller transceiver modules, recent efforts have focused
on the use of CMOS technology for the design of highspeed communications
circuits.
In the feedback divider of the prototype BBPLL, two parallel fast prescaler
chains are implemented in order to evaluate the impact of the two approaches
on the jitter performances of the BBPLL. One chain uses true single phase clock
(TSPC) dynamic logic, while the other uses current mode logic (CML).
Recently a lot of effort has been spent in the literature toward the optmiza-
tion of CML dividers for low-power and low-noise operation [66] [67] [68] [69].
A schematic of the implemented high-speed frequency divider by two in CML
CMOS is shown in figure 6.15.
This circuit is simply a D flip-flop, realized using CML blocks, with positive
feedback applied from its differential outputs QP/QN back to its inputs. Its
behavior as a divide-by-two circuit can easily be verified by using the standard
analysis based on static operation of the flip-flop.
While this explaination suffices for clock dividers that operate at low frequen-
cies, it doesn’t give much insight into the function of high speed clock dividers,
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PASS
Figure 6.16: Typical sensitivity curve of a CML divider by N.
where the clock period approaches the flip-flop propagation delay time and the
input of the divider is a sinusoidal waveform. A clock divider can be best charac-
terized by its sensitivity curve, which gives the minimum input amplitude Vmin
of the full-rate clock, for which the divider functions properly, versus the ap-
plied full-rate frequency. A typical sensitivity curve for CML dividers is shown
in figure 6.16.
In this graph there is one important parameter, fso. Frequency fso is defined
to be the divider’s self-oscillation frequency measured when the full-rate clock
amplitude is set to zero. The sensitivity of the divider strongly depends on
the size of clock input transistors MC ; as this size is made smaller, a larger
differential dc voltage is required at the input to the differential pair for the
current to be full switched. It also depends on the size of latch transistors
ML: the larger these transistors, the more easily the divider self-oscillates. The
higher the self-oscillating frequency fso, the higher the speed of operation. Also
the input clock amplitude required in the vicinity of Nfso is very small. It is
usually best to design Nfso to be slightly higher than the input frequency to
allow robust divider by N operation.
The implemented chain of CML dividers is made up by a divider by two
followed by a divider by three followed by another divider by two. They have
been designed for operation up to 6GHz, 4GHz and 3GHz respectively and
consume 1.7mA, 1.6mA and 0.6mA of current. Figure 6.17 reports the results
of the simulation for the CML divider by two with a 6GHz clock input under
nominal conditions and figure 6.18 shows its simulated sensitivity curve.
Since the publication of the TSPC digital circuit technique [70] a lot of work
6.4 High Speed Dividers 113
 
(V
)
0.7
0.8
0.9
1.0
1.1
1.2
1.3
1.4
1.5
1.6
 TIME(s)
8n 8.5n 9n 9.5n 10n
(V)  : TIME(s)
FIN<1>
FIN<2>
FOUT<1>
FOUT<2>
Figure 6.17: Simulations results of the CML divider by 2 with 6 GHz input.
0 5 10 15
0
0.1
0.2
0.3
0.4
Input Frequency [GHz]
In
pu
t A
m
pl
itu
de
 [V
]
Figure 6.18: Simulated sensitivity curve of the CML divider by 2. Blue circles
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Figure 6.19: Schematic of the implemented divider by 2 in TSPC logic
has been spent on the optimization of such circuits for high-speed applications
(see for instance [71], [72] and [73]).
Optimizing a digital circuit at transistor level is often even more difficult
than optimizing an analog circuit because the electrical parameters of an MOS
transistor, such as gate capacitance and drain current, depend strongly on the
transistor’s terminal voltages, which in turn change rapidly with time in a digital
circuit.
The TSPC divider chain implemented features two dividers by two (designed
for operation at 6GHz and 3GHz respectively) followed by one divider by three
(designed for 1.5GHz). The first two dividers use a very old latch structure [74]
which works well in toggle configuration and still has speed advantages with
respect to more recent ones (as reported in [72]). The third divider uses the
structure proposed in [72] in order to reduce the risk of having glitch which may
trigger the system into a wrong state. The divider structures are reported in
figures 6.19 and 6.20.
Figure 6.21 reports the results of the simulation for the TSPC divider by two
with a 6GHz clock input under nominal conditions. Simulations show that for
operation at input frequencies of 6GHz under nominal conditions the dividers
consume 790µA (first divider by 2), 300µA (sencond divider by 2) and 310µA
(divider by three). The simulated current consumption of the whole divider
chain in TSPC is about 2.5mA lower than the CML implementation.
6.5 Layout
In figure 6.22 the layout plot of the implememted BBPLL is shown. The main
building blocks of the BBPLL are also indicated. The programmable coil can be
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Figure 6.22: Layout plot of the implemented BBPLL.
clearly recognized, and on its left handside the varactor array with its quadratic
shape. Close to the output of the oscillator, the feedback divider chains are
placed. The BPD is a relatively very small block. The digital loop filter is
placed below the LC DCO, close to the UDC for frequency acquisition and to the
startup circuitry. The PECL drivers to drive the offchip clock for measurements
are placed close to the feedback divider chains. The BIAS stage is placed on the
opposite side of the digital part in order to reduce disturbances. The BBPLL
has two power suplies VDD and VDDA. THe analog one VDDA supplies all
jitter critical blocks like the DCO, the CML dividers and the BPD, while the
rest is supplied by the digital VDD. In general, the two supply domains are kept
separate also in the layout, in order to reduce disturbances from the digital into
the analog one. The active area of the module occupies 0.21 mm2.
Figure 6.23 shows a photograph of the whole chip. Due to the metal filling
procedure which is now standard in advanced sub-micron, there is not much to
be seen. Only the coil area has been excluded from the filling pattern and can
be seen enlarged in figure 6.24. In order to improve the quality factor of the
coil, it has been layouted using the top aluminium metal layer used also for the
pad contacts and the undercrossings are made in the top copper metal layer. In
this way, the series resistance is improved (the top aluminium and copper layer
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Figure 6.23: Chip photograph of the implemented BBPLL.
are thicker than the other ones) and the coupling to substrate (inducing eddy
currents) are minimized.
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Figure 6.24: Photograph of the coil.
Chapter 7
Measurements Results
In this chapter the measurement results of the implemented prototype will be
presented. First we will show results of the characterization of the digitally controlled
oscillator stand-alone and then of the BBPLL in closed loop configuration, including
measurements of input modulation tolerance. At the end the measured output phase
noise will be compared to the analytical expressions derived in chapter 5.
7.1 LC DCO Characterization
7.1.1 Tuning Curves
The tuning curves of the DCO have been characterized in open loop configura-
tion by externally setting a 12 bits digital input code via the multiplexer in front
of the DCO (see figure 6.1) and measuring the ouput frequency with a Wavecrest
DTS-2075 Digital Time System. Since measuring the whole tuning curve of the
BBPLL entails the programming of 212 = 4096 different input codes, the mea-
surement process has been automatized using a notebook computer equipped
with a digital ouput card, a GPIB IEEE488.1 interface and Visual Basic based
on Microsoft Excel. A Visual Basic routine generates sequentially all the in-
put codes and programs the digital output card connected to the multiplexer
input. After each code has been generated the output frequency of the BB-
PLL is measured by the DTS-2075, triggered by the notebook, and the result
is communicated back via the GPIB interface to the notebook. The results are
automatically listed in an Excel sheet, and can be graphically monitored at run
time.
Figure 7.1 shows the measured tuning characteristics of the DCO versus the
digital input code. For each inductor settings, the maximum (startup[3:0]=1111)
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Figure 7.1: Measured LC DCO tuning curves. For each frequency band the
maximum (startup[3:0]=1111) and minimum (startup[3:0]=0000) tuning curves
are shown.
and minimum (startup[3:0]=0000) among the 16 different tuning curves are
shown. Under nominal conditions the lower frequency band ranges from 2080MHz
to 2250MHz (8% tuning range), the mid band from 3160MHz to 3660MHz (15%
tuning range) and the upper band from 4100MHz to 4850MHz (17% tuning
range). Note that the tuning curves are much more linear than the typical
tuning curves of an analog LC VCO. Linearity is important to have a value of
KT which is independent from the operating point of the BBPLL on the tuning
curve. However, more important is the uniformity of the minimum frequency
step, or, in other terms, the differential nonlinearity (DNL) of the tuning curve.
Indeed a too big DNL would cause the output jitter of the BBPLL to vary
according to the operating point on the tuning curve.
The upper graph of figure 7.2 reports the DCO output period Tv as a function
of the input code for the tuning curve 1 in figure 7.1. The graph at the lower left
corner of figure 7.2 reports the period quantization step δTv,12b along the tuning
curve. It can be seen that the granularity of the tuning curve is not uniform.
The reason can be seen in figure 7.3, where a zoomed version of the tuning curve
is shown. Here the circles are the measurements data, and it can be seen that
the irregularity in the granularity has a period of 4. This mean that the 2 LSBs
of the tuning curve, which are implemented in a binary weighted fashion, don’t
have optimal performance regarding the DNL. If these 2 LSBs are neglected,
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Figure 7.2: Measured LC DCO period tuning curve for the upper frequency
band and maximum tuning curve (top), with period granularity corresponding
to 12 bits (lower left) or 10 bits (lower right) operation.
−10 −5 0 5 10
212.12
212.13
212.14
212.15
212.16
212.17
212.18
T v
 
[ps
]
Input Code
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considering only the red crosses in figure 7.3 and thus reducing the effective bit
witdh of the DCO control bus from 12 to 10 bits, the granularity tuning curve
is really good. This can be seen in figure 7.2 bottom right, where the period
quantization corresponding to a 10 bit bus δTv,10b is shown.
From the measured data of the tuning curve the following parameters can be
extracted; the DCO period gain KT = (maxTv−minTv)/2, the mean value of
the DCO period granularity for 10 bits operation µδTv,10b = 2KT /2
10, its sigma
variation σδTv,10b and its peak to peak value ppδTv,10b . Further, it is possible
to compute the effective value of the parameter α corresponding to the period
granularity on 10 bits, defined as αeff = µδTv,10b/KT , whose theoretical value
is defined by αKT = 2 ·KT /210, so that α = 2−9.
These parameters have been extracted for each tuning curve shown in figure
7.1 and are reported in table 7.1.
Tun. Curve KT [ps] µδTv,10b [fs] σδTv,10b [fs] αeff ppδTv,10b [fs]
1 6.12 11.9 1.6 2−9.006 9.2
2 6.02 11.7 1.2 2−9.007 7.6
3 6.91 13.5 1.4 2−8.999 8.2
4 6.81 13.3 0.7 2−9.000 6.4
5 5.53 10.8 3.6 2−9.000 19.3
6 5.39 10.5 3.9 2−9.004 23.4
Table 7.1: Extracted parameters of the DCO tuning curves (tuning curves num-
bers refer to figure 7.2).
Since the proportional path of the BBPLL controls capacitors which are
physically distinct from the capacitors controlled by the integral path, it is
important to check how these capacitors match. In other words, it must be
checked which is the accuracy in the setting of the parameter β with respect to
the parameter α. As it can be seen from table 7.1, the effective αeff is quite
accurate. In order to test the accuracy of β, for each value of β which can be
programmed the DCO output period has been mesured both with  = 1 and
 = −1. The period difference δTv has been calculated and from these data
the effective βeff = δTv/2/KT can be extracted. Table 7.2 reports the results
of these measurements for the tuning curve 1. It can be seen that the relative
error (βeff − β)/β is confined within −2% and +7%.
The sensitivities of the DCO output frequency to supply and temperature
variations are shown in figure 7.4 and figure 7.5 respectively for the maximum
and minimum tuning curves of the upper band. Over the temperatures range
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β δTv/2 [fs] βeff (βeff − β)/β [%]
2−5 182.6 2−5.067 -4.5
2−6 93.4 2−6.035 -1.5
2−7 44.5 2−7.102 -6.9
2−8 23.9 2−8.003 -0.2
2−9 11.1 2−9.103 -6.9
2−10 6.1 2−9.972 2.0
Table 7.2: Extracted βeff of the DCO and relative error.
from -40C to +120C the relative frequency deviation is within 1.5%, which is
small enough for proper operation since each tuning curve has a range of 2.8%.
The DCO is very robust against supply variation showing a frequency deviation
below 0.25% over the range from 1.3V to 1.7V.
7.1.2 Phase Noise
Figure 7.6 reports the phase noise plots of the free running (fixed input) DCO
for the three bands, measured with an Aeroflex PN9000 Phase Noise measure-
ment equipment. The phase noise values are normalized to a carrier frequency
of 2.4GHz for better comparison. As expected, the best phase noise value (-
120dBc/Hz at 1MHz offset) is obtained for the higher inductance value, when
the 2 NMOS switches in the coil are open. When the NMOS switches are closed,
the phase noise rises to a max of -116 dBc/Hz.
7.2 Input Modulation Tolerance
To test the spread spectrum tracking capability of the BBPLL the reference
clock has been generated with an Agilent 8644B signal generator and has been si-
nusoidally modulated according to equation 5.9, with Fr0 =200MHz and fmod =
ωmod/2pi in the range from 10kHz to 100kHz. The reference and the feedback
clocks have been monitored with an oscilloscope and for each modulation fre-
quency the maximum modulation amplitude Amod tracked by the BBPLL (be-
fore the two clocks loose phase locking) has been determined. The feedback
divider ratio N has been set to 24, so that the BBPLL output frequency is
Fv =4.8GHz. The results are shown in figure 7.7 for α = 2
−12 and α = 2−14
(squares) together with the analytical prediction (dashed lines) given by equa-
tion 5.10, where KF = KT · F 2v = 141MHz, as can be derived from the first
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Figure 7.4: Measured LC DCO sensitivity to supply voltage. Shown is the
center frequency deviation in % from the nominal value for the max and min
tuning curves in the upper band.
Figure 7.5: Measured LC DCO sensitivity to temperature. Shown is the center
frequency deviation in % from the nominal value for the max and min tuning
curves in the upper band.
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Figure 7.6: Measured DCO phase noise for the 3 different frequency bands. The
phase noise is normalized to a 2.4GHz carrier for comparison.
row of table 7.1. For α = 2−12 the measured point at fmod=10kHz is limited by
the modulation capability of the signal generator (Amod < 2500kHz) and not by
the BBPLL. For completeness the modulation requirement for the Serial ATA
standard (fmod=33kHz , Amod =0.25%Fr0, see [75]) has been also reported in
the figure. It can be noted that the measured modulation tolerance is higher
than the theoretical limit 5.10. Indeed this limit is a very strict condition, as it
assumes a constant slope in the frequency modulation profile. Since the slope
of a sinusoidal modulation has the maximum value only around the zero cross-
ing, a BBPLL which looses momentarily lock around this point could catch up
with the modulation profile a little later, when the frequency slope has become
smaller. As the measurement method could verify only the case of a major out
of lock condition (generating cycle slips) it is clear that the measured limit lies
above the theoretical one.
7.3 Output Phase Noise and Jitter
Figure 7.8 reports the measured phase noise of the closed loop PLL for the
different frequency bands. The reference clock has been generated by an Agilent
8644B signal generator and converted to differential on board. The feedback
divider ratio has been set to 24. In order to achieve the lowest ouptu jitter
possible the proportional and integral constants have been set to almost their
minimum values β = 2−9 and α = 2−14. The rms jitter can be obtained from
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Figure 7.7: BBPLL input modulation tolerance for α = 2−12, α = 2−14 and
200MHz nominal input frequency. The dashed lines are the theoretical limits,
the squares are the measured values. The triangle represents the Serial ATA
spread spectrum clock specification.
Figure 7.8: Measured BBPLL phase noise for the 3 different bands.
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Figure 7.9: Measured BBPLL phase noise at 4.8 GHz for the 3 different loop
filter settings.
the phase noise measurements noting that the variance σ2φv of the phase noise
is:
σ2φv = 2
∫ fstop
fstart
Sφv (f)df
where fstart and fstop defines the frequency range of interest. The rms jitter tjv
is linked to the rms phase noise by the relation
σtjv =
σφv
2piFv0
so that the rms jitter can be computed as:
σtjv =
1
2piFv0
·
√
2
∫ fstop
fstart
Sφv (f)df
Applying this expression to the measured phase noise in the frequency range
from10kHz to 40MHz, the rms jitter is as low as 600fs for the upper band, 630fs
for the mid band and 650fs for the lower band.
In figure 7.9 the phase noise measured at 4.8GHz is reported for 3 different β
and α combinations. Note that increasing β with α constant leads to a broader
spectrum (higher period jitter) while increasing α with β constant drives the
BBPLL closer to the instability limit described by equation 3.28, thus degrading
the peaking in the phase noise plot.
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7.4 Comparison Between Measurements and Mod-
els
In order to validate both the linearized model of the BBPLL developed in chap-
ter 4 and the VHDL model (whose source code is included in Appendix A),
the phase noise at the BBPLL output has been measured for several different
setting of the loop filter constants and for operation at both 4.8GHz (200MHz
input clock) and 2.2GHz (91.6MHz input clock) . The measured phase noise has
been plotted together with the phase noise spectrums derived by the linearized
model (applying equation 5.13) and the VHDL simulations.
For the linearized model and the VHDL simulation the reference clock noise
has been considered to be white with a phase noise value of -138dBc/Hz for the
200MHz input and -143dBc/Hz for the 91.6MHz input. These two values have
been derived by measuring the reference clock in front of the BPD on a test pin
of the testchip.
The values of the parameter KT for the DCO has been taken from table
7.1. For 4.8GHz operation the DCO phase noise has been set to -110dBc/Hz at
1MHz offset, while for 2.2GHz operation it has been set to -118dBc/Hz.
Figures 7.10 to 7.19 show the results of the comparison. In almost all cases
the agreement between analytical model, simulation and measurement is quite
satisfying.
The difference between measurements and the other two curves at low fre-
quency offsets is due to the increasing noise of the reference clock, which has
not been adequately modeled.
The only case where the analytical model fails to capture the real behavior
of the BBPLL is for the case α = 2−9 and β = 2−8 for 2.2GHz operation. Due
to the small value of the ratio α/β this case is quite close to the instability
limit of the BBPLL and has little practical relevance. Anyway, it is interesting
to note that the VHDL simulation can reproduce exactly the BBPLL behavior
also in this limit case.
7.5 Performance Summary
The performances of the BBPLL are summarized in Table 7.3
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Figure 7.10: Phase noise PSD comparison for 4.8GHz operation, α = 2−14 and
β = 2−9.
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Figure 7.11: Phase noise PSD comparison for 4.8GHz operation, α = 2−14 and
β = 2−8.
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Figure 7.12: Phase noise PSD comparison for 4.8GHz operation, α = 2−12 and
β = 2−9.
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Figure 7.13: Phase noise PSD comparison for 4.8GHz operation, α = 2−8 and
β = 2−6.
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Figure 7.14: Phase noise PSD comparison for 4.8GHz operation, α = 2−9 and
β = 2−6.
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Figure 7.15: Phase noise PSD comparison for 4.8GHz operation, α = 2−9 and
β = 2−7.
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Figure 7.16: Phase noise PSD comparison for 2.2GHz operation, α = 2−9 and
β = 2−5.
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Figure 7.17: Phase noise PSD comparison for 2.2GHz operation, α = 2−9 and
β = 2−6.
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Figure 7.18: Phase noise PSD comparison for 2.2GHz operation, α = 2−9 and
β = 2−7.
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Figure 7.19: Phase noise PSD comparison for 2.2GHz operation, α = 2−9 and
β = 2−8.
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Frequency Bands 2.2GHz, 3.4GHz, 4.6GHz (single coil)
DCO Tuning Ranges ± 4% @ 2.2GHz
± 7.5% @ 3.4GHz
± 8.5% @ 4.6GHz
DCO Phase Noise -121 dBc/Hz for 2.2GHz
@ 1MHz offset -112 dBc/Hz for 3.6GHz
-112.5 dBc/Hz for 4.8GHz
Feedback Divider N 12 or 24
rms Jitter 600fs to 650fs (N=24, α = 2−14, β = 2−9)
Area 0.21 mm2
Current Consumption 13mA
Supply Voltage 1.5 V
Technology 130nm Digital CMOS, no analog options
Table 7.3: BBPLL performance summary
Chapter 8
Conclusions
In this thesis the theory and implementation of a digital bang-bang frequency
synthesizer for application in the field of high speed serial data communications
systems is presented.
As major building blocks, the synthesizer architecture features a Binary
Phase Detector (BPD), a Digital Loop Filter and a Digitally Controlled LC
Oscillator (DCO) with a programmable coil in order to cover three different
frequency domains.
A framework is provided for the nonlinear analysis of the dynamics of the
system, based on an analysis of the trajectories of the system in an appropriate
phase plane. This approach allowed the derivation of the conditions for stability
also in presence of latency in the loop and for input modulation tolerance, and
provided insights into the output clock jitter performance.
The phase-plane based nonlinear analysis could not be usefully exploited
in the presence of jitter on the reference clock and of thermal noise in the
synthesizer’s internal blocks, so that a linearized model for the synthesizer has
been developed.
The linearization of the loop (and in particular of the BPD) has been carried
out by using a stochastic approach and by making use of Markov Chain theory.
The linearized model has been used to compute the phase transfer function
parameters like peaking and bandwidth and the noise generation performances
of the synthesizer.
Whether the nonlinear model or the linearized one has to be used for the
analysis of the synthesizer depends on the amount of noise in the system. A
value for this noise threshold has been derived in this work.
The architecture proposed has the drawback that the input-output transfer
function is dependent on the input jitter. A digital method for the stabilization
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of the transfer function based on non-parametric estimation has been proposed
in this thesis together with a possible implementation form.
Throughout the whole work, the analytical approach has been escorted
by simulations of synthesizer using software models written in Matlab and in
VHDL. The agreement between theory and model is very good for all realistic
conditions of operation.
A prototype for the synthesizer has been implemented on silicon using a
130nm CMOS technology. The measurements are in very good agreement with
the theory and the software models. Outstanding jitter performance of 600fs to
650fs has been measured.
This thesis proves that a fully integrated all-digital approach to the low-
jitter frequency synthesis is possible also with high bandwidth bang-bang loops
in CMOS technology, and that the theory describing the dynamics, jitter gen-
eration and jitter tolerance is known to a high degree of accuracy.
The results of this work have been published in 5 articles on international
journals and conferences (ESSCIRC, ISSCC, IEEE Journal of Solid-State Cir-
cuits, IEEE Trans. on Circuits and Systems).
8.1 Future Directions
The dependency of the synthesizers transfer function on the jitter of the ref-
erence clock, a phenomenon which is typical of PLLs employing binary phase
detectors, has been identified as one of the major drawbacks of this architecture
with respect to the target application. A digital method for the compensation
of the transfer function based on non parametric estimation has been proposed
in this thesis. The simulation results are very promising, but the time was not
enough to implement the circuit on silicon. A hardware implementation and
may be some theoretical further work are necessary here in order to have full
control over this topic.
The nature of the bang-bang control makes the implementation of low-phase
noise fractional-N frequency synthesizers almost impossible, and therefore the
presented architecture cannot be used as it is for application in the wireless
communications. New ideas are needed here to overcome this limitation.
In this thesis the analytical treatment of the dynamics is split in two parts, a
nonlinear analysis for the case of no or very little thermal noise in the system and
a linearized model for the case of noise above a given threshold. Unfortunately
there is no unified approach available up to now, but it could be that a statistical
approach using Markov chain theory could provide a very general framework
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to analyze such kind of systems. Our impression is that the mathematical
skills needed for this analysis are beyond the standard education of electrical
engineering students, so that may be a cooperation with mathematicians or
statisticians is necessary.
From the point of view of the hardware implementation, surely the most
challenging block is the LC DCO. Here a great deal of work is still necessary in
order to optimize the block with respect to reduction of parasitic capacitances,
reduction of power consumption and increase of the tuning range. In particular
the accurate RF modeling of minimum dimensions MOS varactors and of pro-
grammable coils is mandatory to be able to center the frequency tuning range
of the DCO around the target frequencies at first silicon.
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Appendix A
Simulation Source Code
A.1 Overview
Figure A.1 gives an overview of the simulation flow for both Matlab and VHDL
environments.
In Matlab the entry point is the script bbpll_db_nlmap.m where the BBPLL
parameters are defined. The simulation of the nonlinear map is done by a call
to the functions f_bbpll_nlmap and f_bbpll_db_nlmap.m for the Type I and
Type II BBPLLs respectively. The output of the script bbpll_db_nlmap.m,
consisting of the vectors tr, tv, td, ∆t,  and ψ result of simulation is pro-
cessed by the script analyze_bbpll_nlmap.m, which gives out the results in
form of plots and data on the Matlab command window. For this analysis
analyze_bbpll_nlmap.m calls two functions: f_bbpll_db_tf.m for computing
the transfer functions of the linearized BBPLL model and f_analyze_clkedges.m
which analyzes the clock signals and computes phase noise and jitter.
In VHDL the top level entity is defined in the file bbpll.vhd. Its architecture
consists of the instantiation of several sub-entities, each implementing a differ-
ent building block of the BBPLL. These sub-entities are defined in the files
refgen.vhd, bpd.vhd, udc.vhd, lf_db.vhd, dco_db.vhd and divider.vhd,
where the names are selfexplaining. The BBPLL parameters for each building
block are set in a unique package file bbpll_package.vhd. Some sub-entities
make use of the library random, which is not a standard VHDL library, but can
be found at bears.ece.ucsb.edu/cad/VHDL/comp.lang.vhdl/random.vhdl.
The simualtion results for tr, tv, td, ∆t,  and ψ are dumped in ascii format to
files which are then processed by the Matlab script analyze_bbpll_nlmap.m.
In the next section, the source code for all these files is reported.
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top level entity
parameters definition
sub entities
Dump to Ascii
Results
VHDL
entry point
MATLAB
bbpll db nlmap.m
f bbpll db tf.m analyze bbpll nlmap.m
f analyze clkedges.m
tr, td, tv ,∆t, , ψ
f bbpll db nlmap.m
lf db.vhd
dco db.vhd
bbpll db package.vhd
bbpll db.vhd
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udc.vhd
divider.vhd
f bbpll nlmap.m
Figure A.1: Simulation Flow
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A.2 Source Code
A.2.1 Matlab Scripts
f bbpll db nlmap.m
function [Deltat,e,psi,t_r,t_d,t_v] = f_bbpll_db_nlmap(ncycles,F_r0,ELL_r,Fcphn_r,...
sw_phn_r,fmod_r,famp_r,mod_r_profile,mod_r_spread,...
beta,alpha,D,N,dcomod,gamma,KF,F_v0,ELL_v,Deltat0,psi0);
%
% SIMULATION OF THE NONLINEAR MAP OF THE TYPE II BBPLL 2ND ORDER
% Author: Nicola Da Dalt
% Date of last revision: 01.12.2004
%
%[Deltat,e,psi,t_r,t_d,t_v] = f_bbpll_db_nlmap(ncycles,F_r0,ELL_r,Fcphn_r,...
% sw_phn_r,fmod_r,famp_r,mod_r_profile,mod_r_spread,...
% beta,alpha,D,N,dcomod,gamma,KF,F_v0,ELL_v,Deltat0,psi0);
%
% ncycles = Number of simulation cycles
% %%% Input clock parameters
% F_r0 = average input frequency
% ELL_r = Reference phase noise (inband level)
% Fcphn_r = Corner frequency of reference phase noise (roll off -20db/dec)
% sw_phn_r= Reference phase noise switch (0=off, 1=on);
% %%% reference modulation parameters
% fmod_r = FM modulation frequency
% famp_r = FM amplitude (= pk2pk divided by 2)
% mod_r_profile = modulation profile (1 = sinus, 2 = triangle, 3 = hershey’s kiss)
% mod_r_spread = modulation spread (1=down spread, 2=center spread, 3=up spread)
% %%% Loop Filter Parameters
% beta = BB branch constant
% alpha = Integral branch constant
% dcomod = array for direct modulation of DCO (allowed values are 0 or 1_
% gamma = multiplication factor for the dcomod
% D = Loop Excess delay (D=2 for matching with implemented BBPLL)
% %%% Feedback divider Parameter
% N = basic division ratio
% %%% DCO parameters
% KF = DCO frequency gain
% F_v0 = DCO freerunning frequency (input=0)
% ELL_v = DCO phase noise [dBc/Hz] @ 1MHz from carrier
% %%% Initial Conditions
% Deltat0 = Initial Condition on Deltat
% psi0 = Initial Condition on Psi
% OUTPUTS
% Deltat = time error at the binary phase detector
% e = output of teh binary phase detector
% psi = integrator output
% t_r = instants of the rising edges of the reference clock
% t_d = instants of the rising edges of the divided clock
% t_v = instants of the rising edges of the vco clock
%%% MEMORY ALLOCATION %%%
Deltat=zeros(1,ncycles);
t_r=zeros(1,ncycles);
T_r=zeros(1,ncycles);
F_r=zeros(1,ncycles);
t_d=zeros(1,ncycles);
t_v=zeros(1,ncycles*N);
T_v=zeros(1,ncycles*N);
e=zeros(1,ncycles);
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psi=zeros(1,ncycles);
tj=zeros(1,ncycles);
%%% DEFINITION OF THE REFERENCE CLOCK %%%
%%% Average Reference Frequency
if mod_r_spread==1
F_r0=F_r0-famp_r;
elseif mod_r_spread==2
F_r0=F_r0;
elseif mod_r_spread==3
F_r0=F_r0+famp_r;
else
fprintf(1,’ERROR! Modulation Spread Undefined (mod_r_spread)\n’);
break;
end
%%% Average Reference Period
T_r0=1/F_r0;
%%% Reference Frequency Vector
if mod_r_profile == 1
F_r=F_r0+famp_r*sin(2*pi*fmod_r.*(1:ncycles)*T_r0); % sinusoidal
elseif mod_r_profile == 2
F_r=F_r0+famp_r*sawtooth(2*pi*fmod_r.*(1:ncycles)*T_r0,0.5); % triangle
elseif mod_r_profile == 3
F_r=F_r0+famp_r*hersheykiss((1:ncycles)*T_r0,1/max(fmod_r)); % hersheykiss
else
fprintf(1,’ERROR! Modulation Profile Undefined (mod_r_profile)\n’);
break;
end
%%% Generation of Jitter on the Reference Clock
% OSR for perfoming an analog filtering with digital filter
OSR=10;
% Generate Digital Filter for Noise Shaping (first order Butterworth)
[bphn_r,aphn_r] = butter(1,2*Fcphn_r/F_r0/OSR);
% % Generate Input noise
n = sqrt(10^(ELL_r/10)/F_r0)/(2*pi)*randn(1,(ncycles+1)*OSR);
% Filter the input noise
tj_ovs = filter(bphn_r,aphn_r,n);
% Downsamplig
for i=1:ncycles+1
tj(i)=sqrt(OSR)*tj_ovs(i*OSR);
end
% Reference Period Vector with Jitter
T_r=1./F_r+sw_phn_r*diff(tj);
%%% Computation of the rising edges instants of the input clock
t_r=cumsum([0,T_r]);
%%% DEFINITION OF DCO %%%
%%% Sigma value of the DCO white noise
sigmajit_DCO=sqrt(10^12*10^(ELL_v/10)/F_v0^3);
%%% Computation of the DCO period gain (small signal modulation)
KT=KF/F_v0^2;
%%% Computation of the DCO freerunning period
T_v0=1/F_v0;
%%% SET INITIAL CONDITIONS %%%
t_d(D+2)=t_r(D+2)-Deltat0;
if Deltat0 >=0
e(1:D+1)=ones(1,D+1);
psi(1:D+1)=psi0-D-1:psi0-1;
else
e(1:D+1)=-1*ones(1,D+1);
psi(1:D+1)=psi0+D+1:psi0+1;
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end
%%% NONLINEAR MAP ITERATIONS %%%
fprintf(1,’\nIterating Nonlinear Map ...’);
iv=1; % index for the T_v vector
tic
for k=D+2:ncycles
Deltat(k)=t_r(k)-t_d(k);
if Deltat(k) >= 0
e(k) = 1;
else
e(k) = -1;
end
psi(k)=psi(k-1)+e(k);
T_v(iv:iv+N-1)=(T_v0+KT*(beta*e(k)+alpha*psi(k-D)+gamma*dcomod(k)))*ones(1,N)...
+sigmajit_DCO*randn(1,N);
t_d(k+1)=t_d(k)+sum(T_v(iv:iv+N-1));
iv = iv+N;
end
elapsedtime=toc;
fprintf(1,’Done (simulation time = %g s)\n’,elapsedtime);
%%% DATA POST PROCESSING %%%
% Discard Initial Samples
Deltat=Deltat(D+2:end);
e=e(D+2:end);
psi=psi(D+2:end);
t_d=t_d(D+2:end);
% Discard Zero Final Samples
T_v=T_v(1:N*(ncycles-D-1));
% VCO clock
t_v=cumsum([t_d(1) T_v]);
f bbpll nlmap.m
The script f_bbpll_nlmap.m is identical to the file f_bbpll_db_nlmap.m exept
for the line T_v(iv:iv+N-1)=. . . , where the term e(k) is replaced by e(k-D).
bbpll nlmap.m
% SIMULATION OF THE BBPLL 2ND ORDER
% Author: Nicola Da Dalt
% Date of last revision: 01.12.2004
clear all
%%% Number of simulation cycles
ncycles = 20000;
%%% BBPLL PARAMETERS
%%% Input clock parameters
F_r0 = 91.6e6; % average input frequency
ELL_r = -400; % Reference phase noise (inband level)
Fcphn_r = F_r0/2; % Corner frequency of reference phase noise (roll off -20db/dec)
sw_phn_r= 1; % Reference phase noise switch (0=off, 1=on);
%%% Loop Filter Parameters
beta = 2^-8; % BB branch constant
R=1/4;
alpha = beta*R; % Integral branch constant
gamma = beta/4; % multiplication factor for the dcomod input
%%% Feedback divider Parameter
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N = 24; % basic division ratio
%%% DCO parameters
KF = 28e6; % DCO frequency gain
F_v0 = 2200.0e6; ; % DCO freerunning frequency (input=0)
ELL_v = -400; % DCO phase noise [dBc/Hz] @ 1MHz from carrier
%%% DCO modulation
dcomod=zeros(1,ncycles);
%%% Loop Excess delay
D = 1;
%%% reference modulation parameters
fmod_r = linspace(300e3,500e3,ncycles); % FM modulation frequency
famp_r = 0*0.0025*F_r0; % FM amplitude (= pk2pk divided by 2)
mod_r_profile = 1; % modulation profile (1 = sinus, 2 = triangle, 3 = hershey’s kiss)
mod_r_spread = 2; % modulation spread (1=down spread, 2=center spread, 3=up spread)
%%% INITIAL CONDITIONS
%tau0=14;
%Deltat0=tau0*N*beta*KF/F_v0^2;
Deltat0=0.0/F_r0;
tau0=Deltat0/(N*beta*KF/F_v0^2);
psi0=0;
%%% DISPLAY OF PARAMETERS %%%
disp(’ ’);
fprintf(1,’Reference Clock Frequency = %g MHZ\n’, F_r0/1e6);
fprintf(1,’Reference Clock Phase Noise = %g dBc/Hz\n’, ELL_r);
fprintf(1,’Corner Frequency of Reference Clock Phase Noise = %g MHz\n’, Fcphn_r/1e6);
fprintf(1,’Reference Clock Modulation Frequency = %g kHZ\n’, fmod_r(1)/1e3);
fprintf(1,’Reference Clock Modulation Index = %g \n’, famp_r/F_r0);
fprintf(1,’Divider Ratio = %d\n’, N);
fprintf(1,’DCO Freerunning Frequency = %g MHz\n’, F_v0/1e6);
fprintf(1,’DCO Phase Noise @ 1MHz Offset = %g dBc/Hz\n’, ELL_v);
fprintf(1,’alpha = 1/%d\n’, 1/alpha);
fprintf(1,’beta = 1/%d\n’, 1/beta);
fprintf(1,’Bang Bang quantization frequency = +/-%g kHz\n’, beta*KF/1e3);
fprintf(1,’Integral Branch quantization frequency = %g kHz\n’, alpha*KF/1e3);
fprintf(1,’Slew Rate Corner Frequency = %g MHZ\n’, F_r0*alpha/(2*pi*beta)/1e6);
fprintf(1,’Max. Modulation Index Tracked by the Proportional Branch= %g \n’, beta*KF/N/F_r0);
fprintf(1,’\n’);
%%% ITERATIONS %%%
[Deltat,e,psi,t_r,t_d,t_v]=f_bbpll_db_nlmap(ncycles,F_r0,ELL_r,Fcphn_r,sw_phn_r,...
fmod_r,famp_r,mod_r_profile,mod_r_spread,beta,alpha,D,N,dcomod,gamma,KF,...
F_v0,ELL_v,Deltat0,psi0);
%[Deltat,e,psi,t_r,t_d,t_v]=f_bbpll_nlmap(ncycles,F_r0,ELL_r,Fcphn_r,sw_phn_r,...
% fmod_r,famp_r,mod_r_profile,mod_r_spread,beta,alpha,D,N,dcomod,gamma,KF,...
% F_v0,ELL_v,Deltat0,psi0);
a=0;
theta=0;
analyze_bbpll;
f bbpll db tf.m
function [H_phir_phiv,H_phidco_phiv]= f_bbpll_db_tf(F_r0,Kalpha,Kbeta,N,D,a,theta,f)
% [H_phir_phiv,H_phidco_phiv]= f_bbpll_db_tf(F-r0,Kalpha,Kbeta,N,D,a,theta,f)
% Compute the input/output and dco/output phase transfer functions of the Type II BBPLL
% Author: Nicola Da Dalt
% Date of last revision: 01.12.2004
%
% F_r0 = Reference Frequency
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% Kalpha = Kbpd * N * alpha * K_T
% Kbeta = Kbpd * N * beta * K_T
% N = Feedback divider ratio
% a = DCO damping factor
% theta = Proportioanl path delay factor
% f = Frequency axis
%%% z^-1
z_1=exp(-j*2*pi*f/(F_r0*N));
%%% N correction
Ncorrection=(N-a+a*z_1)/N;
Kalpha=Kalpha.*Ncorrection;
Kbeta=Kbeta.*Ncorrection;
%%% Transfer Function phi_r to phi_v
num1H_z=(Kbeta.*z_1.^theta.*(1-z_1.^N)+Kalpha.*z_1.^(D*N));
den1H_z=(1-z_1.^N).^2+z_1.^N.*num1H_z;
num2H_z=(1-z_1.^N).^2;
den2H_z=(1-z_1).^2;
num3H_z=(1-a).*z_1;
den3H_z=N*(1-a*z_1);
H_phir_phiv=num1H_z.*num2H_z.*num3H_z./(den1H_z.*den2H_z.*den3H_z);
%%% Transfer Function phi_dco to phi_v
num1H_z=(1-z_1.^N).^2;
den1H_z=(1-z_1.^N).^2+z_1.^N.*(Kbeta.*z_1.^theta.*(1-z_1.^N)+Kalpha.*z_1.^(D*N));
num2H_z=(1-z_1.^N).^2;
den2H_z=(1-z_1).^2;
num3H_z=(1-a).*z_1;
den3H_z=N^2*(1-a*z_1);
H_phidco_phiv=num1H_z.*num2H_z.*num3H_z./(den1H_z.*den2H_z.*den3H_z);
f analyze clkedges.m
function [F_mean,tj_per_pp,tj_per_rms,tj_c2c_pp,tj_c2c_rms,tj_rms,phi_e_rms,...
fpsd,PSDphi,sigma_abs,ffft,PHI_E,tj_pdf_x,tj_pdf_n] = f_analyze_clkedges(t);
% Author: Nicola Da Dalt
% Date of last revision: 01.12.2004
[nrow,ncol]=size(t);
if ncol ~= 1
t = t’;
end
%%% Compute the periods
T=diff(t);
%%% Frequency
F=1./T;
%%% COMPUTE PHASE NOISE AND ABSOLUTE JITTER OF CLOCK
DeltaT=zeros(1,length(T));
tj=zeros(1,length(T));
phi_e=zeros(1,length(T));
%%% Mean value of the DCO period
T_mean=mean(T);
F_mean=1/T_mean;
%%% Time error on the period
DeltaT=T-T_mean;
%%% Peak to Peak Period Jitter
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tj_per_pp=max(DeltaT)-min(DeltaT);
%%% Rms Period Jitter
tj_per_rms=std(DeltaT);
%%% Peak to Peak Cycle to Cycle Jitter
tj_c2c_pp=max(diff(T))-min(diff(T));
%%% Rms Cycle to Cycle Jitter
tj_c2c_rms=std(diff(T));
%%% Accumulated time error centered to zero mean
tj=cumsum(DeltaT);
tj=tj-mean(tj);
%%% Standard deviation of accumulated time error
tj_rms=std(tj);
%%% Probability Density Function of the accumulated time error
[tj_pdf_n,tj_pdf_x]=hist(tj,100);
tj_pdf_n=(tj_pdf_n/length(tj))/(tj_pdf_x(2)-tj_pdf_x(1));
%%% Phase error
phi_e=tj*2*pi/T_mean;
phi_e_rms=std(phi_e);
%%% Compute PSD of the Phase error
%npsd=floor(length(phi_e_v)/4);
npsd=2^(nextpow2(length(phi_e)/4)-1);
Fpsd=1/(npsd*T_mean);
fpsd=0:Fpsd:Fpsd*(floor(npsd/2)-1);
[PSDphi,Mphi]=PSDcalc(phi_e,npsd,1/T_mean,32,1);
%%% Compute FFT of the Phase error with hanning window
nfft=length(phi_e);
w=hann_mod(nfft);
Ffft=1/(nfft*T_mean);
ffft=0:Ffft:Ffft*(nfft-1);
PHI_E=fft(phi_e.*w)/sum(w);
%%% Compute rms absolute jitter in frequency domain
%PSDphi_v=reshape(PSDphi_v,npsd/2,1);
phi_rms=flipud(cumsum(flipud(2*(PSDphi(1:length(PSDphi)-1)...
+PSDphi(2:length(PSDphi)))*Fpsd/2)));
sigma_abs=sqrt(phi_rms)/(2*pi*F_mean);
analyze bbpll.m
% ANALYZE SIMULATION OF THE BBPLL 2ND ORDER
% Author: Nicola Da Dalt
% Date of last revision: 01.12.2004
T_v=diff(t_v);
T_d=diff(t_d);
T_r=diff(t_r);
figure
fighandle=gcf;
plot(t_v(1:end-1),1./T_v);
xlabel(’Time’);
ylabel(’DCO Frequency [Hz]’)
input(’Go on with analysis ? (1=yes) ’);
if ans~=1
break;
end;
input(’Start time for analysis = ’);
tstart=ans;
% Discard samples before tstart
istart_r=find(t_r>tstart);
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istart_r=istart_r(1);
istart_d=find(t_d>tstart);
istart_d=istart_d(1);
istart_v=find(t_v>tstart);
istart_v=istart_v(1);
%%% Discard first samples of vectors
disp(’Discard first samples of vectors’);
Deltat_crop=Deltat(istart_d:end-1);
psi_crop=psi(istart_d:end-1);
T_d_crop=T_d(istart_d:end);
t_d_crop=t_d(istart_d:end-1);
T_v_crop=T_v(istart_v:end);
t_v_crop=t_v(istart_v:end-1);
T_r_crop=T_r(istart_r:end-1);
t_r_crop=t_r(istart_r:end-1);
e_crop=e(istart_d:end-1);
%%% PSD of the quantizer output
disp(’PSD of the BPD output’);
npsd_e=2^(nextpow2(length(e_crop)/4)-1);
Fpsd_e=1/(npsd_e/F_r0);
fpsd_e=0:Fpsd_e:Fpsd_e*(floor(npsd_e/2)-1);
[PSDe,Me]=PSDcalc(e_crop,npsd_e,F_r0,32,1);
%%% PSD of the quantizer error q in phase
q=(e*N*beta*KF/(F_v0^2)-Deltat)*2*pi*F_r0;
disp(’PSD of the BPD error’);
npsd_q=2^(nextpow2(length(q)/4)-1);
Fpsd_q=1/(npsd_q/F_r0);
fpsd_q=0:Fpsd_q:Fpsd_q*(floor(npsd_q/2)-1);
[PSDq,Mq]=PSDcalc(q,npsd_q,F_r0,32,1);
% Probability Density Function of Deltat
disp(’PDF of \Delta t’);
[Deltat_pdf_y,Deltat_pdf_x]=hist(Deltat_crop,100);
Deltat_pdf_y=(Deltat_pdf_y/length(Deltat_crop))/(Deltat_pdf_x(2)-Deltat_pdf_x(1));
Deltat_cdf_y=cumsum(Deltat_pdf_y)*(Deltat_pdf_x(2)-Deltat_pdf_x(1));
i_Deltatlock=find(Deltat_cdf_y>=0.5);
i_Deltatlock=i_Deltatlock(1);
Kbpd_choi = 2*Deltat_pdf_y(i_Deltatlock)
% KT
KT=KF/F_v0^2;
% Kbpd_th
sigma_tjr=sqrt(10^(ELL_r/10)*F_r0)/(2*pi*F_r0);
Kbpd_th=1/(sqrt(pi)*sigma_tjr) %*(1-(N*beta*KT/4/sqrt(pi)/sigma_tjr))
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%% Total gain
K=Kbpd_th*N*KT;
Kalpha=K*alpha;
Kbeta=K*beta;
%%% Transfer Functions
f=logspace(5,log10(F_v0/2),1000);
[H_phir_phiv,H_phidco_phiv]= f_bbpll_db_tf(F_r0,Kalpha,Kbeta,N,D,a,theta,f);
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%%% Reference Phase Noise PSD
S_phir=10^(ELL_r/10);
%%% BPD Phase Noise PSD
S_phibpd=max([10^(ELL_r/10),((2*N*beta*KT)^2/12/F_r0)*(2*pi*F_r0)^2]);
%%% DCO Phase Noise PSD
S_phidco=10^(ELL_v/10)*1e12./f.^2;
%%%% Estimate Output Phase Noise with Transfer Function
S_phiv_due2ref=abs(H_phir_phiv).^2.*S_phir;
S_phiv_due2bpd=abs(H_phir_phiv).^2.*S_phibpd;
S_phiv_due2dco=abs(H_phidco_phiv).^2.*S_phidco;
S_phiv_tot=S_phiv_due2ref+S_phiv_due2bpd+S_phiv_due2dco;
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%% COMPUTE PHASE NOISE AND ABSOLUTE JITTER OF DCO OUTPUT
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
disp(’COMPUTE PHASE NOISE AND ABSOLUTE JITTER OF DCO OUTPUT’);
[F_v_mean,tj_v_per_pp,tj_v_per_rms,tj_v_c2c_pp,tj_v_c2c_rms,tj_v_rms,...
phi_e_v_rms, fpsd_v,PSDphi_v,sigma_abs_v,ffft_v,PHI_E_v,...
tj_v_pdf_x,tj_v_pdf_n] = f_analyze_clkedges(t_v_crop);
fprintf(1,’\nDCO CLOCK\n’);
fprintf(1,’mean frequency [Hz]: \t\t %e \n’,F_v_mean);
fprintf(1,’Period jitter [fs]: \t\t %d peakpeak,\t %d rms \n’,round(tj_v_per_pp*1e15),...
round(tj_v_per_rms*1e15));
fprintf(1,’Cycle2Cycle jitter [fs]: \t %d peakpeak,\t %d rms \n’,...
round(tj_v_c2c_pp*1e15),round(tj_v_c2c_rms*1e15));
fprintf(1,’Absolute jitter [fs]: \t\t\t\t %d rms \n’,round(tj_v_rms*1e15));
fprintf(1,’rms phase error: \t\t %f [rad], \t %f [deg] \n’,phi_e_v_rms,...
360/(2*pi)*phi_e_v_rms);
fprintf(1,’\n\n’);
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%% COMPUTE PHASE NOISE AND ABSOLUTE JITTER OF DIVIDED CLOCK
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
disp(’COMPUTE PHASE NOISE AND ABSOLUTE JITTER OF DIVIDED CLOCK’);
[F_d_mean,tj_d_per_pp,tj_d_per_rms,tj_d_c2c_pp,tj_d_c2c_rms,tj_d_rms, ...
phi_e_d_rms, fpsd_d,PSDphi_d,sigma_abs_d,ffft_d,PHI_E_d,tj_d_pdf_x,...
tj_d_pdf_n] = f_analyze_clkedges(t_d_crop);
fprintf(1,’\nDIVIDED CLOCK\n’);
fprintf(1,’mean frequency [Hz]: \t\t %e \n’,F_d_mean);
fprintf(1,’Period jitter [fs]: \t\t %d peakpeak,\t %d rms \n’,round(tj_d_per_pp*1e15),...
round(tj_d_per_rms*1e15));
fprintf(1,’Cycle2Cycle jitter [fs]: \t %d peakpeak,\t %d rms \n’,...
round(tj_d_c2c_pp*1e15),round(tj_d_c2c_rms*1e15));
fprintf(1,’Absolute jitter [fs]: \t\t\t\t %d rms \n’,round(tj_d_rms*1e15));
fprintf(1,’rms phase error: \t\t %f [rad], \t %f [deg] \n’,phi_e_d_rms,...
360/(2*pi)*phi_e_d_rms);
fprintf(1,’\n\n’);
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%% COMPUTE PHASE NOISE AND ABSOLUTE JITTER OF REFERENCE CLOCK
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
disp(’COMPUTE PHASE NOISE AND ABSOLUTE JITTER OF REFERENCE CLOCK’);
[F_r_mean,tj_r_per_pp,tj_r_per_rms,tj_r_c2c_pp,tj_r_c2c_rms,tj_r_rms,...
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phi_e_r_rms, fpsd_r,PSDphi_r,sigma_abs_r,ffft_r,PHI_E_r,tj_r_pdf_x,...
tj_r_pdf_n] = f_analyze_clkedges(t_r_crop);
fprintf(1,’\nREFERENCE CLOCK\n’);
fprintf(1,’mean frequency [Hz]: \t\t %e \n’,F_r_mean);
fprintf(1,’Period jitter [fs]: \t\t %d peakpeak,\t %d rms \n’,round(tj_r_per_pp*1e15),...
round(tj_r_per_rms*1e15));
fprintf(1,’Cycle2Cycle jitter [fs]: \t %d peakpeak,\t %d rms \n’,...
round(tj_r_c2c_pp*1e15),round(tj_r_c2c_rms*1e15));
fprintf(1,’Absolute jitter [fs]: \t\t\t\t %d rms \n’,round(tj_r_rms*1e15));
fprintf(1,’rms phase error: \t\t %f [rad], \t %f [deg] \n’,phi_e_r_rms,...
360/(2*pi)*phi_e_r_rms);
fprintf(1,’\n\n’);
%%%%%%%%%%%%%%%%%%%%%%%
%%% PLOT OF RESULTS %%%
%%%%%%%%%%%%%%%%%%%%%%%
titlestring=[’Fr0=’ num2str(F_r0/1e6) ’MHz Fv0=’ num2str(F_v0/1e6) ...
’MHz KF=’ num2str(KF/1e6) ’MHz N=’ num2str(N) ’L_r=’ num2str(ELL_r)...
’dBc/Hz L_v=’ num2str(ELL_v) ’dBc/Hz \alpha=2\^’ num2str(log2(alpha)) ...
’ \beta=2\^’ num2str(log2(beta)) ’ D=’ num2str(D) ’a=’ num2str(a)...
’theta=’ num2str(theta)];
figure(fighandle)
plot(t_d(1:end-1),1./T_d,’g’);
hold on
plot(t_r(1:end-1),1./T_r,’r’);
plot(t_v(1:end-1),1./(N*T_v),’b’);
ax=axis;
plot([tstart, tstart],[ax(3), ax(4)],’k--’)
hold off;
legend(’Divided frequency’,’Reference frequency’,’DCO frequency / N’);
xlabel(’Time [s]’)
ylabel(’Frequency [Hz]’)
grid on;
title(titlestring);
figure
subplot(221)
plot(Deltat_crop,psi_crop);
hold on
plot(Deltat_crop,psi_crop,’r+’);
plot(Deltat_crop,min(psi_crop)*ones(1,length(Deltat_crop))-1,’go’);
hold off
xlabel(’\Delta t’);
ylabel(’\psi’);
grid on;
subplot(222)
plot(Deltat_pdf_x,Deltat_pdf_y,’bo-’)
hold on
plot([Deltat_pdf_x(i_Deltatlock),Deltat_pdf_x(i_Deltatlock)],[0 max(Deltat_pdf_y)],’k--’);
hold off
text(0,max(Deltat_pdf_y)/2,[’Kbpd\_choi=’ num2str(Kbpd_choi,4)])
%text
%set(gco,’HorizontalAlignment’,’Center’);
xlabel(’\Delta t’)
ylabel(’Probability Density Function’);
grid on
subplot(223)
plot(psi_crop);
hold on
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plot(psi_crop,’r+’);
hold off
xlabel(’iterate’);
ylabel(’\psi’);
grid on;
subplot(224)
plot(Deltat_crop);
hold on
plot(Deltat_crop,’r+’);
hold off
xlabel(’iterate’);
ylabel(’\Delta t’);
grid on;
figure
subplot(211)
semilogx(fpsd_q,10*log10(PSDq));
title(’PSD of quantizer error’);
xlabel(’Frequency [Hz]’);
ylabel(’Magnitude [dB]’);
grid on;
title(titlestring);
subplot(212);
semilogx(fpsd_e,10*log10(PSDe));
title(’PSD of quantizer output’);
xlabel(’Frequency [Hz]’);
ylabel(’Magnitude [dB]’);
grid on;
figure
subplot(211)
semilogx(fpsd_d,10*log10(PSDphi_d),’g’)
hold on
semilogx(fpsd_v,10*log10(PSDphi_v),’b’)
semilogx(fpsd_r,10*log10(PSDphi_r),’r’)
hold off
xlabel(’Frequency’)
ylabel(’Phase Noise PSD [dBc/Hz]’)
legend(’Divided Clock’,’DCO clock’,’Reference Clock’);
grid on
title(titlestring)
axis211=axis;
axis([axis211(1), axis211(2), -200, -50]);
subplot(212)
loglog(fpsd_d(1:end-1),sigma_abs_d,’g’)
hold on
loglog(fpsd_v(1:end-1),sigma_abs_v,’b’)
loglog(fpsd_r(1:end-1),sigma_abs_r,’r’)
hold off
axis([axis211(1), axis211(2), 10^-15, 10^-11]);
title(’Absolute jitter’)
xlabel(’Integration Start Frequency [Hz]’);
ylabel(’Absolute Jitter [s]’);
legend(’Divided Clock’,’DCO clock’,’Reference Clock’);
grid on
figure
semilogx(fpsd_v,10*log10(PSDphi_v),’b’)
hold on
semilogx(f,10*log10(S_phiv_tot),’r’)
semilogx(f,10*log10(S_phiv_due2ref),’c’);
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semilogx(f,10*log10(S_phiv_due2bpd),’r--’);
semilogx(f,10*log10(S_phiv_due2dco),’g’);
hold off
figaxis=axis;
axis([figaxis(1) figaxis(2) min(10*log10(PSDphi_v)) max(10*log10(PSDphi_v))+10]);
legend(’Simulation Total’, ’Theory Total’,’Reference’,’BPD’,’DCO’)
grid on;
xlabel(’Offset Frequency [Hz]’)
ylabel(’Output Clock Phase Noise PSD [dBc/Hz]’);
title(’Comparison between Simulation and Theory’)
figure
semilogx(ffft_d,20*log10(abs(PHI_E_d)),’g’)
hold on
semilogx(ffft_v,20*log10(abs(PHI_E_v)),’b’)
semilogx(ffft_r,20*log10(abs(PHI_E_r)),’r’)
hold off
title(titlestring)
xlabel(’Frequency’)
ylabel(’Phase Noise |FFT|^2 [dB]’)
legend(’Divided Clock’,’DCO clock’,’Reference Clock’);
grid
A.2.2 VHDL Code
bbpll db package.vhd
library ieee;
use ieee.std_logic_1164.all;
package bbpll_db_package is
constant F_r0 : real := 200.0e6;
constant dutycy : real := 0.5;
constant ell_r : real := -138.0;
constant sigmajit_r : real := 4.0e-12;
constant take_sigmajit : boolean := false;
constant whn : integer := 1;
constant mod_freq : real := 33.0e3;
constant mod_amp_rel : real := 0*0.002;
constant mod_profile : integer := 2;
constant spread : real := 1.0;
constant hysteresis_bpd : time := 1 fs;
constant sigmajit_bpd : real := 540.0e-15;
constant tap1 : integer := 20;
constant tap2 : integer := 17;
constant alpha : real := 2.0**(-12);
constant slin : real := 2.0**(-6);
constant D : integer := 1;
constant nbit_lf: integer := 15;
constant nbit_dco : integer := 12;
constant F_v0 : real := 4751.334e6;
constant KF : real := 140.0e6;
constant beta : real := 2.0**(-9);
constant Dbeta : time := 0.1 ns;
constant gamma : real := 0.0;
constant Dgamma : time := 1 fs;
constant a_dco : real := 0.0 ;
constant startuptime: time := 100 ps;
constant ell_v : real := -110.0;
signal en_latch : std_logic := ’0’;
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constant nbit_udc : integer := 9;
signal en_udc_s : std_logic := ’1’;
constant ndiv : integer := 24;
end bbpll_db_package;
bbpll db.vhd
-------------------------------------------------------------------------------
-- Title : bbpll_db
-- Project :
-------------------------------------------------------------------------------
-- File : bbpll_db.vhd
-- Author : Nicola Da Dalt
-- Company :
-- Created : 11.12.2003
-- Last update: 05.01.2005
-------------------------------------------------------------------------------
-- Description: DIGITAL TYPE II BANG-BANG PLL Toplevel
-------------------------------------------------------------------------------
library ieee,std;
use ieee.std_logic_1164.all;
use ieee.math_real.all;
use std.textio.all;
use work.bbpll_db_package.all;
entity bbpll_db is
end bbpll_db;
architecture struct of bbpll_db is
signal ref_clk_s : std_logic;
signal vco_clk_s : std_logic;
signal pdout_s : std_logic := ’0’;
signal lf_s : std_logic_vector(nbit_dco-1 downto 0);
signal psi_s : integer;
signal deltat_s : integer;
signal div_clk_s : std_logic;
signal latch_clk_s : std_logic;
signal rstn_s : std_logic := ’0’;
signal pwd_s : std_logic := ’0’;
signal pwd_refgen_s : std_logic;
signal udc_s : std_logic_vector(nbit_udc-1 downto 0);
signal r_s : std_logic := ’0’;
signal prbs_s : std_logic_vector(tap1-1 downto 0);
signal t_lastedge1 :time := 0 fs;
signal t_lastedge2 : time := 0 fs;
signal t_lastedge3 : time := 0 fs;
signal freq_ref, freq_vco, freq_div : real;
component prbs
port (
clk_i : in std_logic;
rstn_i : in std_logic;
data_o : out std_logic_vector(tap1-1 downto 0)
);
end component;
component refgen
port(
pwd_i : in std_logic;
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clk_o : out std_logic
);
end component;
component bpd
port(
c : in std_logic;
d : in std_logic;
deltat : out integer;
pdout : out std_logic
);
end component;
component udc
port(
up : in std_logic;
dw : in std_logic;
en_i : in std_logic;
udc_o : out std_logic_vector(nbit_udc-1 downto 0)
);
end component;
component lf_db
port (
lf_i : in std_logic;
udc_i : in std_logic_vector(nbit_udc-1 downto 0);
lf_o : out std_logic_vector(nbit_dco-1 downto 0);
psi : out integer;
clk_i : in std_logic;
rstn_i : in std_logic
);
end component;
component divider
port(
rstn_i : in std_logic;
clk_i : in std_logic;
clk_o : out std_logic
);
end component;
component dco_db
port(
pwd_i : in std_logic;
latch_en: in std_logic;
dig_i : in std_logic_vector (nbit_dco-1 downto 0);
prop_i : in std_logic;
prbs_i : in std_logic;
clk_o : out std_logic
);
end component;
begin
i_refgen : refgen
port map(
pwd_i => pwd_refgen_s,
clk_o => ref_clk_s
);
i_bpd : bpd
port map(
d => ref_clk_s,
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c => div_clk_s,
deltat => deltat_s,
pdout => pdout_s
);
i_udc : udc
port map(
up => ref_clk_s,
dw => div_clk_s,
en_i => en_udc_s,
udc_o => udc_s
);
i_prbs : prbs
port map(
data_o => prbs_s,
clk_i => div_clk_s,
rstn_i => rstn_s
);
i_lf_db : lf_db
port map(
lf_i => pdout_s,
udc_i => udc_s,
lf_o => lf_s,
clk_i => div_clk_s,
psi => psi_s,
rstn_i => rstn_s
);
i_dco_db : dco_db
port map(
pwd_i => pwd_s,
latch_en => latch_clk_s,
dig_i => lf_s,
prop_i => pdout_s,
prbs_i => r_s,
clk_o => vco_clk_s
);
i_divider : divider
port map(
rstn_i => rstn_s,
clk_i => vco_clk_s,
clk_o => div_clk_s
);
latch_clk_s <= en_latch or (not div_clk_s);
r_s <= prbs_s(tap1-1);
pwd_refgen_proc : process
begin
pwd_refgen_s <= ’1’;
wait for 1 ns;
pwd_refgen_s <= ’0’;
wait for 100 ms;
end process pwd_refgen_proc;
reset_proc : process
begin
rstn_s <= ’0’;
wait for 1 ns;
rstn_s <= ’1’;
wait for 100 ms;
end process reset_proc;
measure_fref: process
variable tpm : integer := 1;
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begin
wait until rising_edge(ref_clk_s);
tpm := (now - t_lastedge1)/ 1.0 fs + 1;
freq_ref <= 1.0e9 / real(tpm);
t_lastedge1 <= now;
end process measure_fref;
measure_fvco: process
variable tpm : integer := 1;
begin
wait until rising_edge(vco_clk_s);
tpm := (now - t_lastedge2)/ 1.0 fs + 1;
freq_vco <= 1.0e9 / real(tpm);
t_lastedge2 <= now;
end process measure_fvco;
measure_fdiv: process
variable tpm : integer := 1;
begin
wait until rising_edge(div_clk_s);
tpm := (now - t_lastedge3)/ 1.0 fs + 1;
freq_div <= 1.0e9 / real(tpm);
t_lastedge3 <= now;
end process measure_fdiv;
end struct;
configuration bbpll_db_conf of bbpll_db is
for struct
for i_refgen : refgen
use configuration work.refgen_conf;
end for;
for i_bpd : bpd
use configuration work.bpd_conf;
end for;
for i_udc : udc
use configuration work.udc_conf;
end for;
for i_lf_db : lf_db
use configuration work.lf_db_conf;
end for;
for i_divider : divider
use configuration work.divider_conf;
end for;
for i_dco_db : dco_db
use configuration work.dco_db_conf;
end for;
end for;
end bbpll_db_conf;
refgen.vhd
-------------------------------------------------------------------------------
-- Title : Reference Clock Generator
-------------------------------------------------------------------------------
-- File : refgen.vhd
-- Author : Nicola Da Dalt <nicola.dadalt@infineon.com>
-- Company :
-- Created : 2003/10/06
-- Last update: 2004/02/12
-- Platform :
-------------------------------------------------------------------------------
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-- Description: reference clock generator
-------------------------------------------------------------------------------
-- Copyright (c) 2003
-------------------------------------------------------------------------------
-- Revisions :
-- Date Version Author Description
-------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.math_real.all;
library random;
use random.rng.all;
use work.bbpll_db_package.all;
entity refgen is
port(
pwd_i : in std_logic;
clk_o : out std_logic
);
end refgen;
architecture beh of refgen is
signal enable : std_logic := ’1’;
signal intclk : std_logic := ’0’;
signal hper : time := 0.5/1.0e9 * 1000.0 ms;
function triangle ( x : real) return real is
begin
if x < -0.5 then
return 0.0;
elsif x < 0.0 then
return 1.0+2.0*x;
elsif x < 0.5 then
return 1.0-2.0*x;
else
return 0.0;
end if;
end triangle;
begin
intclk_proc : process
variable gaussian : Normal := InitNormal(11, 0.0, 1.0);
variable rand : real := 1.0;
variable tj : time := 0 fs;
variable tjold : time := 0 fs;
variable dtj : time := 0 fs;
variable sigmajit_r_v : real;
variable hperhi : time := 0.5/1.0e9* 1000 ms;
variable hperlo : time := 0.5/1.0e9* 1000 ms;
variable f_r : real := f_r0;
variable dt : real;
variable ell_r_v :real;
begin
if mod_profile = 1 then
dt := real(now/ps)*1.0e-12*mod_freq-floor(real(now/ps)*1.0e-12*mod_freq)-0.5;
f_r := f_r0*(1.0-mod_amp_rel*spread+2.0*mod_amp_rel*triangle(dt));
elsif mod_profile = 2 then
f_r := f_r0*(1.0+mod_amp_rel*(1.0-spread)+...
...mod_amp_rel*sin(2.0*3.1415*mod_freq*real(now/ps)*1.0e-12));
end if;
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hperhi := (dutycy/f_r)* 1000 ms;
hperlo := ((1.0-dutycy)/f_r)* 1000 ms;
if take_sigmajit = true then
ell_r_v := 10.0*log10(4.0*3.1415**2.0*f_r0*sigmajit_r**2.0);
else
ell_r_v := ell_r;
end if;
if whn = 0 then
sigmajit_r_v := sqrt(1.0e12*(10**(ell_r_v/10.0))/(f_r0**3.0));
else
sigmajit_r_v := sqrt(10**(ell_r_v/10.0)/(2.0*3.1415)**2.0/f_r0);
end if;
intclk <= ’1’;
GenRnd(gaussian);
rand := gaussian.rnd;
tjold := tj;
tj := sigmajit_r_v*rand * 1000 ms;
if whn = 0 then
dtj := tj;
else
dtj := tj-tjold;
end if;
wait for hperlo+dtj/2;
intclk <= ’0’;
wait for hperhi+dtj/2;
end process intclk_proc;
clk_o <= (intclk or pwd_i);
end beh;
configuration refgen_conf of refgen is
for beh
end for;
end refgen_conf;
bpd.vhd
-------------------------------------------------------------------------------
-- Title : Binary Phase Detector
-- Project :
-------------------------------------------------------------------------------
-- File : bpd.vhd
-- Author : Nicola Da Dalt <nicola.dadalt@infineon.com>
-- Company :
-- Created : 2003-08-27
-- Last update: 2004/02/12
-- Platform :
-------------------------------------------------------------------------------
-- Description:
-------------------------------------------------------------------------------
-- Copyright (c) 2003
-------------------------------------------------------------------------------
-- Revisions :
-- Date Version Author Description
-------------------------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use ieee.math_real.all;
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library random;
use random.rng.all;
use work.bbpll_db_package.all;
entity bpd is
port(
c : in std_logic;
d : in std_logic;
deltat : out integer;
pdout : out std_logic := ’0’
);
end bpd;
architecture beh of bpd is
constant fixed_delay : time := 50 ps;
signal d_hystjit : std_logic := ’0’;
signal pdout_last : std_logic := ’0’;
signal deltat_s : integer := 0;
begin
comp_proc:process(c)
variable pdout_var : std_logic := ’0’;
begin
if (c=’1’) and (c’event) then
pdout_var := d_hystjit;
pdout_last <= pdout_var;
pdout <= pdout_var;
end if;
end process comp_proc;
hystjit_proc:process(d)
variable gaussian : Normal :=InitNormal(13,0.0,1.0);
variable rand : real := 1.0;
variable tj : time := 0 fs;
variable hyji : time := 0 fs;
begin
GenRnd(gaussian);
rand := gaussian.rnd;
tj := sigmajit_bpd*rand * 1000 ms ;
if pdout_last = ’1’ then
hyji := tj - hysteresis_bpd/2;
else
hyji := tj + hysteresis_bpd/2;
end if;
if hyji < -fixed_delay then
hyji := -fixed_delay;
end if;
if (d=’0’) and (d’event) then
d_hystjit <= d after fixed_delay;
elsif (d=’1’) and (d’event) then
d_hystjit <= d after (fixed_delay +hyji);
end if;
end process hystjit_proc;
deltat_s_proc: process
variable t_firstedge : time := 0 fs;
begin
wait until rising_edge(c) OR rising_edge(d_hystjit);
t_firstedge := now;
if rising_edge(c) then
wait until rising_edge(d_hystjit);
deltat_s <= (now - t_firstedge)/ 1.0 fs + 1;
else
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wait until rising_edge(c);
deltat_s <= -(now - t_firstedge)/ 1.0 fs - 1;
end if;
end process deltat_s_proc;
deltat_proc:process(c)
begin
if (c=’0’) and (c’event) then
deltat <= deltat_s;
end if;
end process deltat_proc;
end beh;
configuration bpd_conf of bpd is
for beh
end for;
end bpd_conf;
udc.vhd
-------------------------------------------------------------------------------
-- Title : Up Down Counter
-- Project :
-------------------------------------------------------------------------------
-- File : udc.vhd
-- Author : Nicola Da Dalt <nicola.dadalt@infineon.com>
-- Company :
-- Created : 2003-08-28
-- Last update: 2003/11/13
-- Platform :
-------------------------------------------------------------------------------
-- Description:
-------------------------------------------------------------------------------
-- Copyright (c) 2003
-------------------------------------------------------------------------------
-- Revisions :
-- Date Version Author Description
-------------------------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use work.bbpll_db_package.all;
entity udc is
port(
up : in std_logic;
dw : in std_logic;
en_i : in std_logic;
udc_o : out std_logic_vector(nbit_udc-1 downto 0)
);
end udc;
architecture beh of udc is
constant Mudc : integer := 2**(nbit_udc-1);
begin
udc_proc:process(up,dw)
variable counter : integer := 0;
begin
if (up’event) and (up = ’0’) then
if en_i=’1’ then
counter := counter+1;
end if;
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if counter > Mudc-1 then
counter := Mudc-1;
end if;
end if;
if (dw’event) and (dw = ’0’) then
if en_i=’1’ then
counter := counter-1;
end if;
if counter < -Mudc then
counter := -Mudc;
end if;
end if;
udc_o <= conv_std_logic_vector(counter,nbit_udc);
end process udc_proc;
end beh;
configuration udc_conf of udc is
for beh
end for;
end udc_conf;
lf db.vhd
-------------------------------------------------------------------------------
-- Title : digbb_pll loop filter for dbeta configuration
-- Project :
-------------------------------------------------------------------------------
-- File : lf_db.vhd
-- Author : Nicola Da Dalt
-- Company :
-- Created : 2003-12-09
-- Last update: 2004/02/12
-------------------------------------------------------------------------------
-- Description:
-------------------------------------------------------------------------------
-- Copyright (c) 2003
-------------------------------------------------------------------------------
-- Revisions :
-- Date Version Author Description
-------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.math_real.all;
use work.bbpll_db_package.all;
entity lf_db is
port (
lf_i : in std_logic;
udc_i : in std_logic_vector(nbit_udc-1 downto 0);
lf_o : out std_logic_vector(nbit_dco-1 downto 0);
psi : out integer;
clk_i : in std_logic;
rstn_i : in std_logic
);
end lf_db;
architecture beh of lf_db is
signal clk_n : std_logic;
signal x1 : real := 0.0;
signal x2 : real := 0.0;
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signal x3 : real := 0.0;
signal x4 : real := 0.0;
signal y1 : real := 0.0;
signal y2_1,y2_2,y2_3,y2_4,y2_5,y2_6,y2_7,y2_8,y2_9,y2_10,y2_out : real := 0.0;
signal y3 : real := 0.0;
signal y4 : real := 0.0;
signal i1 : real := 0.0;
signal i2 : real := 0.0;
signal lf_o_big : std_logic_vector(nbit_lf-1 downto 0);
begin
clk_n <= not clk_i;
i1 <= 1.0 when lf_i=’1’ else -1.0;
i2 <= real(conv_integer(signed(udc_i)));
lf_o <= lf_o_big(nbit_lf-1 downto nbit_lf-nbit_dco);
lf_o_big <= conv_std_logic_vector(integer(y2_out*2.0**(nbit_lf-1)),nbit_lf);
y2_out <= y2_1 when D=1 else
y2_2 when D=2 else
y2_3 when D=3 else
y2_4 when D=4 else
y2_5 when D=5 else
y2_6 when D=6 else
y2_7 when D=7 else
y2_8 when D=8 else
y2_9 when D=9 else
y2_10;
psi <= integer(y1);
lf_reg_pos: process (clk_i, rstn_i)
begin
if rstn_i = ’0’ then
y2_1 <= 0.0;
y2_2 <= 0.0;
y2_3 <= 0.0;
y2_4 <= 0.0;
y2_5 <= 0.0;
y2_6 <= 0.0;
y2_7 <= 0.0;
y2_8 <= 0.0;
y2_9 <= 0.0;
y2_10 <= 0.0;
y4 <= 0.0;
elsif clk_i’event and clk_i = ’1’ then
y2_1 <= x2;
y2_2 <= y2_1;
y2_3 <= y2_2;
y2_4 <= y2_3;
y2_5 <= y2_4;
y2_6 <= y2_5;
y2_7 <= y2_6;
y2_8 <= y2_7;
y2_9 <= y2_8;
y2_10 <= y2_9;
y4 <= x4;
end if;
end process lf_reg_pos;
lf_reg_neg: process (clk_n, rstn_i)
begin
if rstn_i = ’0’ then
y1 <= 0.0;
y3 <= 0.0;
elsif clk_n’event and clk_n = ’1’ then
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y1 <= x1;
y3 <= x3;
end if;
end process lf_reg_neg;
lf_comb: process (i1, i2, y1, y3, y4)
variable v1 : real := 0.0;
begin
v1 := i1+y1;
if v1 > 2.0**(nbit_lf-1)-1.0 then
x1 <= 2.0**(nbit_lf-1)-1.0;
elsif v1 < -2.0**(nbit_lf-1) then
x1 <= -2.0**(nbit_lf-1);
else
x1 <= v1;
end if;
x2 <= alpha*y1+y3;
x3 <= y4;
x4 <= slin*i2;
end process lf_comb;
end beh;
configuration lf_db_conf of lf_db is
for beh
end for;
end lf_db_conf;
dco db.vhd
-------------------------------------------------------------------------------
-- Title : Digitally Controlled Oscillator
-- Project :
-------------------------------------------------------------------------------
-- File : dco_db.vhd
-- Author : Nicola Da Dalt <nicola.dadalt@infineon.com>
-- Company :
-- Created : 2003-08-07
-- Last update: 2004/02/12
-- Platform :
-------------------------------------------------------------------------------
-- Description: digitally controlled oscillator with two inputs and
-- negative slope tuning curve.
-------------------------------------------------------------------------------
-- Copyright (c) 2003
-------------------------------------------------------------------------------
-- Revisions :
-- Date Version Author Description
-------------------------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use ieee.math_real.all;
library random;
use random.rng.all;
use work.bbpll_db_package.all;
entity dco_db is
port(
pwd_i : in std_logic;
latch_en: in std_logic;
dig_i : in std_logic_vector (nbit_dco-1 downto 0);
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prop_i : in std_logic;
prbs_i : in std_logic;
clk_o : out std_logic
);
end dco_db;
architecture beh of dco_db is
signal enable : std_logic := ’1’;
signal intclk : std_logic := ’0’;
signal hper : time := 1.0/(2.0*F_v0) * 1000.0 ms;
signal dig_latched : std_logic_vector(nbit_dco-1 downto 0) := ( others => ’0’);
signal dig_delayed : std_logic_vector(nbit_dco-1 downto 0) := ( others => ’0’);
signal prop_i_delayed : std_logic :=’0’;
signal prbs_i_delayed : std_logic :=’0’;
begin
dig_delayed <= dig_i after 300 ps;
prop_i_delayed <= prop_i after Dbeta;
prbs_i_delayed <= prbs_i after Dgamma;
latch_proc: process(dig_delayed,latch_en)
begin
if (latch_en’event) and (latch_en=’1’) then
dig_latched <= dig_delayed;
end if;
if (dig_delayed’event) and (latch_en=’1’) then
dig_latched <= dig_delayed;
end if;
end process latch_proc;
hper_proc:process(dig_latched, prop_i_delayed, prbs_i_delayed)
variable c : real;
variable c1 : real;
variable c2 : real;
begin
if prop_i_delayed= ’0’ then
c1 := -beta;
elsif prop_i_delayed=’1’ then
c1 := beta;
end if;
if prbs_i_delayed= ’0’ then
c2 := -gamma;
elsif prbs_i_delayed=’1’ then
c2 := gamma;
end if;
c := c1 + c2 + real(conv_integer(signed(dig_latched)))/(2.0**(nbit_dco-1));
hper <= 0.5*1.0/(F_v0+c*KF) * 1000 ms;
end process hper_proc;
intclk_proc:process
variable gaussian : Normal :=InitNormal(13,0.0,1.0);
variable rand : real := 1.0;
variable tj : time := 0 fs;
variable hper_filtered : time := 1.0/(2.0*F_v0) * 1000.0 ms;
constant sigmajit : real := sqrt(1.0e12*(10**(ell_v/10.0))/(F_v0**3.0));
begin
hper_filtered := a_dco*hper_filtered+(1.0-a_dco)*hper;
intclk <= ’1’;
GenRnd(gaussian);
rand:=gaussian.rnd;
tj :=sigmajit*rand * 1000 ms ;
wait for hper_filtered+tj/2;
intclk <=’0’;
wait for hper_filtered+tj/2;
end process intclk_proc;
enable_proc:process(pwd_i)
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begin
if (pwd_i =’1’) then
enable <= ’0’;
elsif (pwd_i =’0’) then
enable <= ’1’ after STARTUPTIME;
end if;
end process enable_proc;
clk_o <= (intclk AND enable);
end beh;
configuration dco_db_conf of dco_db is
for beh
end for;
end dco_db_conf;
divider.vhd
-------------------------------------------------------------------------------
-- Title : Divider (almost 50% duty cycle)
-------------------------------------------------------------------------------
-- File : divider.vhd
-- Author : Nicola Da Dalt <nicola.dadalt@infineon.com>
-- Company :
-- Created : 2003/10/07
-- Last update: 2003/10/07
-- Platform :
-------------------------------------------------------------------------------
-- Description: Frequency divider with almost 50% duty cycle
-------------------------------------------------------------------------------
-- Copyright (c) 2003
-------------------------------------------------------------------------------
-- Revisions :
-- Date Version Author Description
-------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.math_real.all;
use work.bbpll_db_package.all;
entity divider is
port(
rstn_i : in std_logic;
clk_i : in std_logic;
clk_o : out std_logic
);
end divider;
architecture beh of divider is
begin
div_proc: process (clk_i, rstn_i)
variable counter : integer := 0;
begin
if rstn_i = ’0’ then
clk_o <= ’0’;
elsif ndiv=1 and clk_i’event then
clk_o <= clk_i;
elsif clk_i’event and clk_i = ’1’ then
counter := counter+1;
if counter >= ndiv then
clk_o <= ’0’;
counter := 0;
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elsif counter >= integer(round(real(ndiv)/2.0)) then
clk_o <= ’1’;
end if;
end if;
end process div_proc;
end beh;
configuration divider_conf of divider is
for beh
end for;
end divider_conf;
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